summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2013-03-21lynxpoint: Add power management helper functionsDuncan Laurie
2013-03-21lynxpoint: Add helper functions for reading PM and GPIO baseDuncan Laurie
2013-03-21lynxpoint: Add function for checking for LP chipsetDuncan Laurie
2013-03-21lynxpoint: Enable EC IO ports 0x62/0x66Duncan Laurie
2013-03-21haswell: Drop the device ID check in graphics init pathDuncan Laurie
2013-03-21lynxpoint: update MBP give up routineAaron Durbin
2013-03-21haswell: RESET_ON_INVALID_RAMSTAGE_CACHE optionAaron Durbin
2013-03-21haswell: implement ramstage caching in SMM regionAaron Durbin
2013-03-21coreboot: add caching loaded ramstage interfaceAaron Durbin
2013-03-21haswell: add multipurpose SMM memory regionAaron Durbin
2013-03-21haswell: set TSEG as WB cacheable in romstageAaron Durbin
2013-03-21LynxPoint: Move RCBA helper function to its own fileDuncan Laurie
2013-03-21haswell: support for parallel SMM relocationAaron Durbin
2013-03-21ramstage: cache relocated ramstage in RAMAaron Durbin
2013-03-21haswell: use s3_resume field in romstage_handoffAaron Durbin
2013-03-21haswell: cbmem_get_table_location() implementationAaron Durbin
2013-03-21ramstage: Add cbmem_get_table_location()Aaron Durbin
2013-03-21romstage_handoff: add s3_resume fieldAaron Durbin
2013-03-21romstage_handoff: provide common logic for setupAaron Durbin
2013-03-21x86: protect against abi assumptions from compilerAaron Durbin
2013-03-21haswell: support for CONFIG_RELOCATABLE_RAMSTAGEAaron Durbin
2013-03-21coreboot: introduce CONFIG_RELOCATABLE_RAMSTAGEAaron Durbin
2013-03-21Fix race condition building console codeStefan Reinauer
2013-03-21coreboot: introduce romstage_handoff structureAaron Durbin
2013-03-21cbmem: add CBMEM_ID_ROMSTAGE_INFO idAaron Durbin
2013-03-21ramstage: prepare for relocationAaron Durbin
2013-03-21rmodule: add ability to calculate module placementAaron Durbin
2013-03-21armv7: add function for dcache_clean_by_mva()David Hendricks
2013-03-21armv7: add a helper function for dcache ops by MVADavid Hendricks
2013-03-21armv7: cosmetic changes to new cache codeDavid Hendricks
2013-03-21armv7: remove old isb() and dsb() macrosDavid Hendricks
2013-03-21armv7: move armv7_invalidate_caches() to cache.cDavid Hendricks
2013-03-20x86: don't clear bss in ramstage entryAaron Durbin
2013-03-20f15tn/Include/OptionIdsInstall.h: Remove idle `… || )`Siyuan Wang
2013-03-20ARM: remove assembly code dump when stages.o is builtRonald G. Minnich
2013-03-20ARM: Fix the ldscripts so that exit/enter stage work correctly.Ronald G. Minnich
2013-03-20Supermicro H8SCM: Use SPD read code from F15 wrapperKimarie Hoot
2013-03-20AMD Dinar: Use SPD read code from F15 wrapperKimarie Hoot
2013-03-20Tyan S8226: Use SPD read code from F15 wrapperKimarie Hoot
2013-03-20Supermicro H8QGI: Use SPD read code from F15 wrapperKimarie Hoot
2013-03-20link/graphics: Add support for EDIDRonald G. Minnich
2013-03-20link/graphics: New state machineRonald G. Minnich
2013-03-20link/graphics: implement a palette setting operatorRonald G. Minnich
2013-03-20x86: provide more C standard environmentAaron Durbin
2013-03-20haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie
2013-03-20Intel: Update CPU microcode for Sandybridge/Ivybridge CPUsStefan Reinauer
2013-03-20Intel: Update CPU microcode for 1067x CPUsStefan Reinauer
2013-03-19link/graphics: add functions to support aux channel communicationsRonald G. Minnich
2013-03-19armv7/exynos/snow: new cache maintenance APIDavid Hendricks
2013-03-19rmodule: add ramstage supportAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 06:46:47 +0000