summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-03-09AMD fam10: Always have AMDMCTKyösti Mälkki
2015-03-09AMD K8: Fix allocation size for HyperTransport linksKyösti Mälkki
2015-03-09AMD K8: Move the test for connected HyperTransport linkKyösti Mälkki
2015-03-09google/samus/acpi/mainboard.asl: Correctly align commentPaul Menzel
2015-03-09cpu/Kconfig: Make in-tree microcode generation dependent on BLOBs repositoryPaul Menzel
2015-03-09broadwell: enable PCIe endpoint CLK power managementKane Chen
2015-03-09device/pciexp: Add support for PCIe CLK power managementKane Chen
2015-03-09coreboot: fix munged license textAaron Durbin
2015-03-08device: drop i915 specific headers from resource allocator includesStefan Reinauer
2015-03-07northbridge/amd/amdmct: Fix burst write depth on K10 rev. D and laterTimothy Pearson
2015-03-07AGESA: Move agesawrappers related to HAVE_ACPI_RESUME supportKyösti Mälkki
2015-03-07AGESA: Use same HeapManager for all BiosCallOutsKyösti Mälkki
2015-03-07AMD: Uniformly define MSRs for TOP_MEM and TOP_MEM2Kyösti Mälkki
2015-03-07t132: add Kconfig option for MTS microcode directoryAaron Durbin
2015-03-07tegra132: add preboot MTS to bct generationAaron Durbin
2015-03-06AMD Fam10h: Only create _PR scope if it is filled inPatrick Georgi
2015-03-05AMD Fam10h: sanity check some CPU dataPatrick Georgi
2015-03-05storm: Provide ability to build ap148 variantVadim Bendebury
2015-03-05arm64: provide early SoC initializationAaron Durbin
2015-03-05rush_ryu: Add new mainboardAaron Durbin
2015-03-05tegra132: add support for TZ carve-outAaron Durbin
2015-03-05coreboot arm64: Add proper masks for setting SCTLR and SCR regs to 0 at initFurquan Shaikh
2015-03-05t132: handle carve-outs for addressable memoryAaron Durbin
2015-03-05t132: Enable cbmem console supportAaron Durbin
2015-03-05t132: bring up 64-bit denver coreAaron Durbin
2015-03-05mainboard/siemens/mc_tcu3: Add new mainboard.Werner Zeh
2015-03-05fsp_baytrail: Add I2C driverWerner Zeh
2015-03-05fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh
2015-03-05mainboard: Do not redefine DRIVERS_PS2_KEYBOARD Kconfig variableAlexandru Gagniuc
2015-03-04arm64: Set 16 byte alignment and ramstage start addressAaron Durbin
2015-03-04arm64: remove assembly code string functionsAaron Durbin
2015-03-04arm64: use one stage_entry for all stagesAaron Durbin
2015-03-04arm64: ensure vital sections aren't garbage collectedAaron Durbin
2015-03-04coreboot t132: Stack init re-workFurquan Shaikh
2015-03-04rush: PMIC: initial AS3722 PMIC writes for RushTom Warren
2015-03-04t132: kick off core complex after loading MTS microcodeAaron Durbin
2015-03-04coreboot memrange: Two changes for zero size or empty memrangeFurquan Shaikh
2015-03-04t132: load MTS microcodeAaron Durbin
2015-03-04Add stage information to coreboot bannerStefan Reinauer
2015-03-04rush: enable 128MiB MTS carveout below top of DRAMAaron Durbin
2015-03-04t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones
2015-03-04t132: Add shared romstageAaron Durbin
2015-03-04coreboot rush: Add dram init codeFurquan Shaikh
2015-03-04coreboot rush: Add support for basic romstageFurquan Shaikh
2015-03-04coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh
2015-03-04coreboot t132: Remove init pllx for nowFurquan Shaikh
2015-03-04coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh
2015-03-04cpu/amd/model_10xxx: Documentation updateTimothy Pearson
2015-03-04cpu/amd/model_10xxx: Refactor model detection to reduce code duplicationTimothy Pearson
2015-03-03coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 17:06:19 +0000