summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-07-23t210: implement MBIST workaroundYen Lin
2015-07-23t210: lp0_resume: set CAR2PMC_CPU_ACK_WIDTH to 0Yen Lin
2015-07-23t210: change memlayout.ldYen Lin
2015-07-23google/veyron_rialto: enable VIRTUAL_DEV_SWITCHJonathan Dixon
2015-07-23glados: Fix the write protect GPIO exported in ACPIDuncan Laurie
2015-07-23glados: Add SPD manufacturer and part numberDuncan Laurie
2015-07-23intel: common: Let mainboard supplement FSP memory infoDuncan Laurie
2015-07-23intel/common: Add SMBIOS memory widthLee Leahy
2015-07-23glados: Set the write protect GPIODuncan Laurie
2015-07-23skylake: sanitize pcr header for ACPI and assemblerAaron Durbin
2015-07-23skylake: provide more clarity for PCR accessAaron Durbin
2015-07-23cyan/strago: disable Ambient Light Sensor deviceJagadish Krishnamoorthy
2015-07-23intel/strago: BCRD2: Enable Realtek Audio codec on I2C4Jenny TC
2015-07-23vboot: set software write protect flagDaisuke Nojiri
2015-07-22amd/model_fxx: set CPU_ADDR_BITS to 40 on all K8 machinesJonathan A. Kollasch
2015-07-22riscv: Link in libgccPatrick Georgi
2015-07-22winent/mb6047: move power_on_after_fail out of RTC century byteJonathan A. Kollasch
2015-07-22lib/hexdump: Add xxd hintLee Leahy
2015-07-22intel raminit: rewrite timB high adjust calculationPatrick Rudolph
2015-07-22intel raminit: support two DIMMs per channelPatrick Rudolph
2015-07-21cpu: port amd/agesa to 64bitStefan Reinauer
2015-07-21Port Fam14 northbridge code to 64bitStefan Reinauer
2015-07-21intel/fsp_baytrail: Support Baytrail FSP Gold4 releaseYork Yang
2015-07-21t132: Correct dma_busy functionTom Warren
2015-07-21t210: Add tegra_lp0_resume codeYen Lin
2015-07-21t210: Correct device MMIO rangeJimmy Zhang
2015-07-21arm64: Set LOG_LEVEL=0 for BL31 if coreboot does not use serialFurquan Shaikh
2015-07-21google/cyan: Configure EC_IN_RW signal as gpio inputHannah Williams
2015-07-21mec: Correct the access mode for short payloadsJagadish Krishnamoorthy
2015-07-21skylake: add global reset cause registers to power stateAaron Durbin
2015-07-21intel/cyan: Fix crossystem "wpsw_cur" statusHannah Williams
2015-07-21Kunimitsu: Add comment and separate routinesLee Leahy
2015-07-21Kunimitsu: Remove address from copyright noticeLee Leahy
2015-07-21skylake: take into account deep s3 in power failure checkAaron Durbin
2015-07-21skylake: read out and report full width of gen_pmcon registersAaron Durbin
2015-07-21Cyan: Tune charger current limit in performance states table.li feng
2015-07-21Glados: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21kunimitsu: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21Sklrvp: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21intel/skylake: support 32bit uart8250_mem driver in romstageNaveen Krishna Chatradhi
2015-07-21console: Add UART8250MEM 32bit supportNaveen Krishna Chatradhi
2015-07-21google/glados: add new boardPatrick Georgi
2015-07-21intel/common: remove printk in pre_console_init()rsatapat
2015-07-21Skylake: Initialize GPIOs for UART2rsatapat
2015-07-21Skylake: Only support UART2 as debug port, clean up the restNaveen Krishna Chatradhi
2015-07-21intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin
2015-07-21cyan/strago: Disable wwanJagadish Krishnamoorthy
2015-07-21Braswell: Remove GOP from normal boot mode.Abhay Kumar
2015-07-21skylake: re-enable PCIe L1 sub statesAaron Durbin
2015-07-21Sklrvp: Select PCIEXP_L1_SUB_STATE config symbolNaveen Krishna Chatradhi
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-06 23:14:57 +0000