summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2018-02-22soc/intel/cannonlake: Add provision to make CSME function disable in SMM modeSubrata Banik
2018-02-22soc/intel/common/block/smm: Add option to have SOC specific SMI Handler at fi...Subrata Banik
2018-02-22soc/intel/common/block/pcr: Add function for executing PCH SBI messageSubrata Banik
2018-02-22device: Include devicetree in SMM stageSubrata Banik
2018-02-22skylake: remove legacy devices from ACPIPatrick Georgi
2018-02-22soc/intel/skylake: Do not set ACPI_FADT_LEGACY_DEVICESFurquan Shaikh
2018-02-21mainboard/google/kahlee: Add tis_plat_irq_statusChris Ching
2018-02-21soc/amd/stoneyridge: Add functions for GPIO interruptsChris Ching
2018-02-21driver/uart: Introduce a way for mainboard to override the baudrateJulien Viard de Galbert
2018-02-21soc/amd/stoneyridge: Add UMA save functionMarc Jones
2018-02-20driver/spi: Warn when probed SF size differs from CONFIG_ROM_SIZEArthur Heymans
2018-02-20nb/x4x/raminit_ddr2: Refactor clock configuration slightlyJonathan Neuschäfer
2018-02-20mb/google/poopy/variants/nami: Add Pmax settingGaggery Tsai
2018-02-20mb/google/kahlee/OemCustomize.c: Disable bank interleaveRichard Spiegel
2018-02-20src/soc: Fix various typosJonathan Neuschäfer
2018-02-20mb/compulab: Mark Intense-PC as single board computer in board_info.txtJonathan Neuschäfer
2018-02-20arch/riscv: Delegate the page fault exceptionsJonathan Neuschäfer
2018-02-20arch/riscv: Update encoding.h and adjust related codeJonathan Neuschäfer
2018-02-20arch/riscv: Pass the bootrom-provided FDT to the payloadJonathan Neuschäfer
2018-02-20arch/riscv: Don't set up virtual memoryJonathan Neuschäfer
2018-02-20arch/riscv: Make RVC support configurableJonathan Neuschäfer
2018-02-20arch/riscv: Align trap_entry to 4 bytes, as required by specJonathan Neuschäfer
2018-02-20mb/emu/spike-riscv: Move usage instructions into Kconfig helpJonathan Neuschäfer
2018-02-20soc/nvidia/tegra210: add missing bl31 params to ATF configAndre Heider
2018-02-20soc/nvidia/tegra210: set up the clock of the chosen UARTAndre Heider
2018-02-20soc/nvidia/tegra210: add console UART helper functionsAndre Heider
2018-02-20soc/nvidia/tegra210: define missing UART clocks sourcesAndre Heider
2018-02-17chromeec: Sync ec_commands.h for CBI tagsDaisuke Nojiri
2018-02-17mb/google/fizz: Wait until display is readyDaisuke Nojiri
2018-02-17chromeec: Add google_chromeec_wait_for_displayDaisuke Nojiri
2018-02-17chromeec: Add google_chromeec_pd_get_amodeDaisuke Nojiri
2018-02-17soc/amd/stoneyridge: Normalize GPIO initJustin TerAvest
2018-02-16mb/google/{soraka,poppy,nautilus}: Set psys_pmax to 45WNaresh G Solanki
2018-02-16amd/stoneyridge: Move model_15_init.c to cpu.cMarshall Dawson
2018-02-16amd/stoneyridge: Use generic fixed MTRR setupMarshall Dawson
2018-02-16x86/mtrr: Enable Rd/WrDram mod in AMD fixed MTRRsMarshall Dawson
2018-02-16mb/scaleway/tagada: Remove unused board_idJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Update GPIO configurationJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Remove eMMC configurationJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Remove memory down optionJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Update HSIO configurationJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Update device treeJulien Viard de Galbert
2018-02-16mb/scaleway/tagada: Copy intel/harcuvar and renameJulien Viard de Galbert
2018-02-16soc/amd/stoneyridge/spi: Use correct conversion specifierPaul Menzel
2018-02-16soc/amd/common/block/pi/amd_init_late.c: Transfer memory info to cbmemRichard Spiegel
2018-02-16mb/google/zoombini/variants/meowth: enable FPMCU interruptVincent Palatin
2018-02-16soc/intel/cannonlake: Update GPIO ASLLijian Zhao
2018-02-16soc/intel/cannonlake: Use common PCR ASLLijian Zhao
2018-02-16soc/intel/common/block/gpio: Change group offset calculationBora Guvendik
2018-02-16soc/intel/skylake: Switch to common PCR ASLLijian Zhao