summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2012-05-04Make CBFS output more consistentStefan Reinauer
2012-05-04siemens/sitemp_g1p1: Drop debug codePatrick Georgi
2012-05-04roda/rk886ex: Expose VGA devices in devicetreePatrick Georgi
2012-05-03Don't pre-enable SATA AHCI in romstage.cStefan Reinauer
2012-05-03Print some useful debugging information in PSS table creationStefan Reinauer
2012-05-03Make creation of CBMEM_ID_RESUME_SCRATCH depending on AgesaStefan Reinauer
2012-05-03Add missing newline to printk in Sandybridge init codeStefan Reinauer
2012-05-03Tell CBMEM pretty printer about MRC cacheStefan Reinauer
2012-05-03Fix register corruption during Intel Microcode updateStefan Reinauer
2012-05-02ChromeOS: drop unused debug header descriptionStefan Reinauer
2012-05-02Make Intel i5000 specific options only appear on i5000 systemsStefan Reinauer
2012-05-02Don't include console.h in microcode.c when compiling with ROMCCStefan Reinauer
2012-05-02Strip quotes from Sandybridge MRC blobStefan Reinauer
2012-05-02Sandybridge: Display platform information earlyVadim Bendebury
2012-05-01Fix issue with PCIe power management setupDuncan Laurie
2012-05-01Add an option to enable PCIe root port coalescingDuncan Laurie
2012-05-01Update PCIe Root Port _PRT to handle re-mapped functionsDuncan Laurie
2012-05-01Drop CONFIG_MAX_PHYSICAL_CPUS on non-AMD boardsStefan Reinauer
2012-05-01Fix SATA port map to only enable port 0Stefan Reinauer
2012-05-01Update Ivybridge GT power meter tablesDuncan Laurie
2012-05-01Update ivybridge graphics initializationDuncan Laurie
2012-05-01Fix TPM driver to work with multiple vendor TPMsStefan Reinauer
2012-05-01Don't disable ACPI in the S3 resume pathDuncan Laurie
2012-05-01Only send ME Dram Init Done message on SandybridgeDuncan Laurie
2012-05-01Modify DMI init for IvyBridgeVincent Palatin
2012-05-01add new LPC controller device ID valueVadim Bendebury
2012-05-01Allow device ID arrays in the PCI driver structureVadim Bendebury
2012-05-01Clean up Emerald Lake 2 mainboard directoryGabe Black
2012-05-01Allow more CPU cores on Emerald Lake 2 CRBStefan Reinauer
2012-05-01Set up ChromeOS dev mode, recovery, and write protect GPIOs on Emerald Lake 2.Gabe Black
2012-05-01Fix Sandybridge/Ivybridge mainboards according to code reviewStefan Reinauer
2012-05-01Move VSA support from x86 to GeodePatrick Georgi
2012-05-01Support adding stages with cbfs-filesPatrick Georgi
2012-05-01Make geode_lx use the vsa from blobs repositoryPatrick Georgi
2012-05-01Set up the Emerald Lake 2 SMI and SCI sources based on the schematic.Gabe Black
2012-05-01Add Kconfig options to handle the blobs repositoryPatrick Georgi
2012-04-30Add support for Sandybridge base Samsung ChromeBoxStefan Reinauer
2012-04-30Add support for Sandybridge based Samsung ChromeBookStefan Reinauer
2012-04-30Add support for Intel Emerald Lake 2 CRBStefan Reinauer
2012-04-30Fix up Sandybridge C state generation codeStefan Reinauer
2012-04-30acpigen: make acpigen_write_CST_package_entry non-staticStefan Reinauer
2012-04-30Sandybridge: Temporarily disable MRC cache finding codeStefan Reinauer
2012-04-30acpi: Add defines for functional fixed hardwareStefan Reinauer
2012-04-30acpigen: Add support for generating T state tablesStefan Reinauer
2012-04-30Rework ACPI CST table generationStefan Reinauer
2012-04-30Add default map_oprom_vendev() for AMD Family 14h processors.Martin Roth
2012-04-29Update amd/south_station/fadt.c with various fixesMartin Roth
2012-04-28ChromeOS: Add missing prototype for acpi_get_vdat_info()Stefan Reinauer
2012-04-28acpigen: make acpigen_write_len_f() non staticStefan Reinauer
2012-04-28Reverse Vendor ID & Device ID for map_oprom_vendev()Martin Roth