index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2012-11-05
Fix some indentation flaws and break very long lines
Nico Huber
2012-11-02
remove enable_cache() of 3 mainboards
Siyuan Wang
2012-11-02
Persimmon: disable the unconnected Full-Speed USB port
Dave Frodin
2012-11-02
AMD agesa: add enable cache at the end of disable_cache_as_ram
Siyuan Wang
2012-11-02
Correct FSB reading in speedstep ACPI
Nico Huber
2012-11-02
Fix some issues with new "reference" toolchain
Stefan Reinauer
2012-11-01
Merge cpu/intel/acpi.h into cpu/intel/speedstep.h
Nico Huber
2012-10-30
Add support for socket LGA775
Stefan Tauner
2012-10-30
Fix ExecuteFinalHltInstruction function in f15h family code
Kostr
2012-10-30
AMD SB800: PCIE slots on Persimmon
Zheng Bao
2012-10-29
Drop get_smbios_data from chip_operations
Kyösti Mälkki
2012-10-29
Fix reading of number of interrupts for IO-APICs
Nico Huber
2012-10-29
Hide all _ROM_RUN Kconfig options if the payload is SeaBIOS
Peter Stuge
2012-10-29
Run option ROMs in coreboot by default only if the payload is not SeaBIOS
Peter Stuge
2012-10-29
Clarify that _ROM_RUN Kconfig options control if ROMs are run by coreboot
Peter Stuge
2012-10-28
IEI PM-LX2-800-R10: Added preliminary mainboard support
Ricardo Martins
2012-10-27
Take care of NULL chip_ops->name
Kyösti Mälkki
2012-10-26
iwave/iWRainbowG6: use 16bit access for a register which is not 32bit aligned
Sebastian Andrzej Siewior
2012-10-26
northbridge/sch: move the \n so it reads a little better
Sebastian Andrzej Siewior
2012-10-26
iwave/iWRainbowG6: remove USE_DCACHE_RAM
Sebastian Andrzej Siewior
2012-10-26
northbridge/sch: read the size of main memory from the proper register
Sebastian Andrzej Siewior
2012-10-26
northbridge/sch: Read the GPU memory from the correct PCI device
Sebastian Andrzej Siewior
2012-10-26
northbridge/sch: don't overwrite hightables with GPU / TSEG memory
Sebastian Andrzej Siewior
2012-10-24
Trinity: Initialize the pointer prior to using it
Zheng Bao
2012-10-22
change conflicted typedef in src/vendorcode/amd/agesa/f15/Porting.h
Siyuan Wang
2012-10-16
Update SeaBIOS stable to the release-1.7.1 commit
Peter Stuge
2012-10-10
bachmann/ot200: Fix wrong IRQ number for PIRQD
Christian Gmeiner
2012-10-10
iei/kino-780am2: Turn on PCIe bridge to 2nd ethernet controller.
Dave Frodin
2012-10-08
hpet: common ACPI generation
Patrick Georgi
2012-10-08
Every chip must have chip_operations
Kyösti Mälkki
2012-10-07
Take care of NULL chip_ops->name
Kyösti Mälkki
2012-10-07
Fix typo in mPGA603 socket
Kyösti Mälkki
2012-10-07
Remove chip.h files without config structure
Kyösti Mälkki
2012-10-07
Revert order in VGA device choice
Kostr
2012-10-05
Mainboard: Fix IO-HUB link number in Dinar mainboard
Kostr
2012-10-05
Provide access to smaller registers in eregs
Patrick Georgi
2012-10-05
Use mainboard_interrupt_handlers everywhere
Patrick Georgi
2012-10-05
YABEL: Common API to register interrupt handlers
Patrick Georgi
2012-10-04
add tyan s8226: add a new mainboard
Siyuan Wang
2012-10-04
pirq_routing: Allow routing with more than 4 PIRQ links
Alexandru Gagniuc
2012-10-02
Fix compilation without CONFIG_WRITE_HIGH_TABLES.
Denis 'GNUtoo' Carikli
2012-09-28
AMD Hudson: Printf the high address as unsigned integer
Zheng Bao
2012-09-25
HAVE_HIGH_TABLES is gone
Patrick Georgi
2012-09-24
AMD hudson: Round the float pointing number to integer
Zheng Bao
2012-09-19
cimx sb700: change Platform.h to remove some warnings
Siyuan Wang
2012-09-19
agesa fam15 northbridge: change lapic_id to accommodate two CPUs
Siyuan Wang
2012-09-19
C32 legacy code: change CONFIG_CPU_AMD_SOCKET_C32 to CONFIG_CPU_AMD_SOCKET_C3...
Siyuan Wang
2012-09-17
AMD Hudson: use awk to calulate instead of expr
Zheng Bao
2012-09-17
Set SMBIOS mainboard version based on i2c eeprom
Christian Gmeiner
2012-09-17
Add i2c eeprom to device tree
Christian Gmeiner
[next]