summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-04-10google/rush_ryu: devicetree: Add dsi panel mode settingsJimmy Zhang
2015-04-10tegra132: Add panel mode specJimmy Zhang
2015-04-10google/rush_ryu: dsi: Enable panel related vdd and clocksJimmy Zhang
2015-04-10google/rush_ryu: Disable EC SW sync for proto boards before proto3Furquan Shaikh
2015-04-10tegra132: Increase space for romstage in memlayoutFurquan Shaikh
2015-04-10urara: support building with CHROMEOS enabledVadim Bendebury
2015-04-10baytrail: correct NC pin to GPO pin according to BYT platform design guideKane Chen
2015-04-10samus: Log EC panics to eventlogShawn Nematbakhsh
2015-04-10cros_ec: Retry failed VBNV transactionsJulius Werner
2015-04-10samus: Enable vr_slow_rampShawn Nematbakhsh
2015-04-10x86: Support reset routines in bootblockLee Leahy
2015-04-10broadwell: Correct XHCI offset for USB 3.0 portsJulius Werner
2015-04-10broadwell: Set PCIe replay timeout to 0xDDuncan Laurie
2015-04-10samus: Use codec internal 1.8V as DACREF sourceBen Zhang
2015-04-10samus: Set MICBIAS1 to 2.970VBen Zhang
2015-04-10baytrail: add code for supporting 2x ddr refresh rateKane Chen
2015-04-10broadwell: Add configuration for tuning VR for C-state operationsDuncan Laurie
2015-04-10samus: Adjust SATA Gen3 TX voltage amplitudeDuncan Laurie
2015-04-10broadwell: Preserve VbNv around cmos_initDuncan Laurie
2015-04-10broadwell: Add function to apply PRR to a range of SPI flashDuncan Laurie
2015-04-10samus: Add clear_recovery_mode_switch functionDuncan Laurie
2015-04-10samus: Set current backlight PWM valueDuncan Laurie
2015-04-10broadwell: Turn off panel backlight in S5 SMI handlerDuncan Laurie
2015-04-10broadwell: Skip steps when disabling PCIe portDuncan Laurie
2015-04-10broadwell: Remove XHCI workarounds on WPTDuncan Laurie
2015-04-10broadwell: Only do pre-graphics delay when running option romDuncan Laurie
2015-04-10PCI - Add interrupt disable bit definitionLee Leahy
2015-04-10samus: Add ACPI binding for rt5677 codec SPIBen Zhang
2015-04-10broadwell: Fix PCIe ports programming sequences to enable HSIOPCWenkai Du
2015-04-10samus: Add RT5677 ACPI/DT bindings with _DSDDuncan Laurie
2015-04-10broadwell: Update SATA Gen3 TX adjustment registersDuncan Laurie
2015-04-10broadwell: Add a few bits to finalize stepDuncan Laurie
2015-04-10baytrail: fix the coding error on PCIe L1 exit latencyKevin L Lee
2015-04-10TPM: Reduce buffer size to fix stack overflowJulius Werner
2015-04-10Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 msKevin Hsieh
2015-04-10tpm: Remove error message for unknown resource typeDuncan Laurie
2015-04-10Broadwell: Set boot_mode of pei_data before running reference codeKenji Chen
2015-04-10samus: Move board version to a separate fileDuncan Laurie
2015-04-10tpm: Add ramstage driver and interrupt configurationDuncan Laurie
2015-04-10tpm: Move the LPC TPM driver to a subdirectoryDuncan Laurie
2015-04-10broadwell: Increase I2C SDA hold timing to 300nsChiranjeevi Rapolu
2015-04-10broadwell: add RCBA posting read after writingWenkai Du
2015-04-10Broadwell: Synchronization with FRC for Root Port Power ManagementKenji Chen
2015-04-10broadwell: Skip DDI-A enable in S3 resumeDuncan Laurie
2015-04-10broadwell: Add support for ACPI \_GPE._SWSDuncan Laurie
2015-04-10baytrail: Switch from ACPI mode to PCI mode for legacy supportMarc Jones
2015-04-10southbridge/intel/fsp_rangeley/ : Spellcheck + Formattingnicky sielicki
2015-04-10vboot: Remove unused 2lib header pathRandall Spangler
2015-04-10vboot: Include vb2_api.h, instead of lower-level vboot2 header filesRandall Spangler
2015-04-10vboot2: Reduce minimum required work buffer sizeJulius Werner