summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2013-04-01wtm2: select write-combining memory for graphicsAaron Durbin
2013-04-01link: select write-combining memory for graphicsAaron Durbin
2013-04-01pci: don't load vga option rom before S3 checkAaron Durbin
2013-04-01console: Make use of CONFIG_USE_OPTION_TABLEChristian Gmeiner
2013-04-01AMD hudson & SB800 - Fix issues with mawkMartin Roth
2013-04-01lynxpoint: Rework ACPI NVS to add new SerialIO variablesDuncan Laurie
2013-03-30wtm1/wtm2/baskingridge: Enable TPM ACPI deviceDuncan Laurie
2013-03-30x86: Drop BOARD_HAS_FADTKyösti Mälkki
2013-03-30AMD Hudson boards: Use `hudson.h` for `pm_ioread` and delete `pmio.h`Paul Menzel
2013-03-30ASRock E350M1: irq_tables.c: Include `cpu/amd/amdfam14.h` for `get_bus_conf`Paul Menzel
2013-03-30ASRock E350M1: get_bus_conf.c: Include `agesawrapper.h` for `agesawrapper_amd...Paul Menzel
2013-03-30ASRock E350M1: PlatformGnbPcie.c: Do not return anything for void return typePaul Menzel
2013-03-30armv7: change some unsigned ints to uint32_tDavid Hendricks
2013-03-29armv7: remove loop from dcache_mmu_disable()David Hendricks
2013-03-29snow: explicitly configure L2 cacheDavid Hendricks
2013-03-29exynos5250: Add function for configuring L2 cacheDavid Hendricks
2013-03-29AMD CIMx SB800: Update Kconfig help texts to new SATA mode defaultPaul Menzel
2013-03-29armv7: update sync barrier usage in dcache_op_set_way()David Hendricks
2013-03-29wtm2: auto-select CACHE_ROMAaron Durbin
2013-03-29AMD Inagua: Kconfig: Remove `WARNINGS_ARE_ERRORS` to treat warnings as errorsPaul Menzel
2013-03-29AMD Inagua: broadcom.c: Add missing prototype for `broadcom_init()`Paul Menzel
2013-03-29google boards: auto-select CACHE_ROMAaron Durbin
2013-03-29x86: mtrr: optimize hole carving above 4GiBAaron Durbin
2013-03-29x86: mtrr: add hole punching supportAaron Durbin
2013-03-29memrange: add 2 new range_entry routinesAaron Durbin
2013-03-29chromeos: remove CACHE_ROM automatic selectionAaron Durbin
2013-03-29x86: add rom cache variable MTRR index to tablesAaron Durbin
2013-03-29sandybridge: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29haswell: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29x86: mtrr: add CONFIG_CACHE_ROM supportAaron Durbin
2013-03-29mtrr: honor IORESOURCE_WRCOMBAaron Durbin
2013-03-29lib: add memrange infrastructureAaron Durbin
2013-03-29stdlib: add ALIGN_UP and ALIGN_DOWN macrosAaron Durbin
2013-03-29resources: introduce IORESOURCE_WRCOMBAaron Durbin
2013-03-29resources: remove IORESOURCE_[UMA_FB|IGNORE_MTRR]Aaron Durbin
2013-03-29x86: add new mtrr implementationAaron Durbin
2013-03-29coreboot table: use memrange libraryAaron Durbin
2013-03-29armv7: set cache level explicitly for dcache/unified cache caseDavid Hendricks
2013-03-29armv7: invalidate TLB after changing translation table entriesDavid Hendricks
2013-03-29armv7: iterate thru all levels when doing dcache opsDavid Hendricks
2013-03-29armv7: add functions for reading/writing L2CTLRDavid Hendricks
2013-03-29armv7: use stdint.h in cache and MMU filesDavid Hendricks
2013-03-29armv7: added paranoia for cache libraryDavid Hendricks
2013-03-28armv7: clean+invalidate all cache levels when disabling MMUDavid Hendricks
2013-03-28armv7: cosmetic changes to dcache_op_mva()David Hendricks
2013-03-28armv7: fix a bad variable assignmentDavid Hendricks
2013-03-28armv7: pass incremented value to dccimvacDavid Hendricks
2013-03-27exynos5250: assign RAM resources in cpu_init()David Hendricks
2013-03-26armv7: fixes for dcache_op_by_mva()David Hendricks
2013-03-26ARMv7: Drop ROMSTAGE_BASE from Makefile.incStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-19 08:34:26 +0000