summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-09-10riscv-trap-handling: Add implementation for trap calls in riscvThaminda Edirisooriya
2015-09-10riscv-virtual-memory: Add virtual memory setupThaminda Edirisooriya
2015-09-10intel/skylake: HAVE_UART_MEMORY_MAPPED doesn't exist anymorePatrick Georgi
2015-09-10skylake: Move ACPI init to SOC instead of mainboardDuncan Laurie
2015-09-10kunimitsu: Remove functions from acpi_tables.cDuncan Laurie
2015-09-10glados: Remove functions from acpi_tables.cDuncan Laurie
2015-09-10sklrvp: Remove thermal.h and functions from acpi_tables.cDuncan Laurie
2015-09-10intel/common: Print board ID if enabledDuncan Laurie
2015-09-10kunimitsu: Clean up mainboard code to match gladosDuncan Laurie
2015-09-10kunimitsu: Select EC PD and software sync and do early initDuncan Laurie
2015-09-10kunimitsu: Select BOARD_ID_AUTO and clean up boardid codeDuncan Laurie
2015-09-10glados: Add Board ID supportDuncan Laurie
2015-09-10glados: Enable DPTFDuncan Laurie
2015-09-10glados: Misc code cleanupsDuncan Laurie
2015-09-10glados: Remove thermal.hDuncan Laurie
2015-09-10glados: Change include headers to relative pathDuncan Laurie
2015-09-10skylake: Enable DPTF based on devicetree settingDuncan Laurie
2015-09-10Skylake: Print GPIO MMIO base and pad config using gpio_debug tokenSubrata Banik
2015-09-10FSP: Pass FSP image base address to find_fspLee Leahy
2015-09-09glados: Select EC PD and call early EC initDuncan Laurie
2015-09-09samus: Use EC PD kconfig instead of manual PD rebootDuncan Laurie
2015-09-09chromeec: Add kconfig entry for EC PD supportDuncan Laurie
2015-09-09skylake: dptf: Add TSR3 thermal sensor and CPU code cleanupDuncan Laurie
2015-09-09braswell: acpi: Allow DPTF thresholds to be defined at board-levelShawn Nematbakhsh
2015-09-09intel/skylake: ACPI: Clean up formatting in and fix ASL codeDuncan Laurie
2015-09-09x86: link ramstage the same way regardless of RELOCATABLE_RAMSTAGEAaron Durbin
2015-09-09linking: add and use LDFLAGS_commonAaron Durbin
2015-09-09x86: link romstage and ramstage with 1 fileAaron Durbin
2015-09-09rmodule: use program.ld for linkingAaron Durbin
2015-09-09verstage: use common program.ld for linkingAaron Durbin
2015-09-09x86: link romstage like the other architecturesAaron Durbin
2015-09-09linking: move romstage and bootblock to use program.ldAaron Durbin
2015-09-09x86: link ramstage like the other architecturesAaron Durbin
2015-09-09linking: lay the groundwork for a unified linking approachAaron Durbin
2015-09-09x86: provide minimum alignment for romstageAaron Durbin
2015-09-09rules.h: add fall through where no ENV_<STAGE> is setAaron Durbin
2015-09-09drivers/pc80: Do not initialize PS2 keyboard by defaultAlexandru Gagniuc
2015-09-09intel/model_2065x/Kconfig: Don't use LAPIC_MONOTONIC_TIMERMartin Roth
2015-09-09x86: remove unused sections from romstage.ldAaron Durbin
2015-09-09x86: add romstage.S to bind program flow and orderingAaron Durbin
2015-09-09x86: don't create MAINBOARDDIR/romstage.inc for !ROMCC boardsAaron Durbin
2015-09-09x86: bootblock: remove linking and program flow from build systemAaron Durbin
2015-09-08cpu: fix cpu_microcode classAaron Durbin
2015-09-08rk3288: Allow board-specific APLL (CPU clock) settingsDavid Hendricks
2015-09-08skylake: igd: clean up igd.cDuncan Laurie
2015-09-08braswell: Tristate CFIO 139 and CFIO 140Ravi Sarawadi
2015-09-08drivers/pc80/tpm: Set "Found TPM" message to BIOS_INFO levelDuncan Laurie
2015-09-08veyron: Unify identical mainboardsJulius Werner
2015-09-08kunimitsu: Modify DQ/DQS mappingMike M Hsieh
2015-09-08Skylake:Set DISB inside romstage after mrc initDhaval Sharma
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 03:05:59 +0000