index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2016-05-02
lib/coreboot_table: use the architecture dependent table size
Aaron Durbin
2016-05-02
arch: introduce architecture dependent common variables
Aaron Durbin
2016-05-02
nb/amd/mct_ddr3: Only initialize ECC bits once
Timothy Pearson
2016-05-02
x86/memlayout.h: Do not include data/bss sections in C_ENVIRONMENT_BOOTBLOCK
Furquan Shaikh
2016-05-01
mb/emulation/*/board_info.txt: Update QEMU URL
Jonathan Neuschäfer
2016-05-01
nb/amd/mct_ddr3: Warn if MaxRdLatency training fails on Family 15h
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Stop receiver enable cycle training after window found
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Do not constantly reset read data timing registers to 0
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Skip nibble training when current DIMM is not x4
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Fix x4 DIMM receiver enable training on Fam15h
Timothy Pearson
2016-04-30
lib/reg_script: Allow multiple independent handlers
Lee Leahy
2016-04-30
lib/regscript: Add exclusive-or (xor) support
Lee Leahy
2016-04-30
soc/apollolake: Prevent PMC BAR reassignment during resource allocation
Hannah Williams
2016-04-29
soc/intel/apollolake: clarify Fast SPI CS2 pad configuration
Aaron Durbin
2016-04-29
nb/intel/sandybridge/raminit: fix regression "always use mrccache"
Patrick Rudolph
2016-04-29
siemens/mc_bdx1: Add new mainboard.
Werner Zeh
2016-04-28
nb/amd/mct_ddr3: Restart system on training failure instead of using die()
Timothy Pearson
2016-04-28
Add board URLs for the RISC-V boards
Jonathan Neuschäfer
2016-04-28
Fix "Spike RISCV" board name
Jonathan Neuschäfer
2016-04-28
fsp_baytrail: Fix missing "$" when using Kconfig switch
Werner Zeh
2016-04-28
drivers/intel/i210: Use uint8_t and friends instead of u8
Werner Zeh
2016-04-28
mc_tcu3: Switch to hwilib instead of own hwinfo implementation
Werner Zeh
2016-04-28
vendorcode/siemens: Add hwilib for Siemens specific info struct
Werner Zeh
2016-04-28
soc/intel/apollolake: Add handling of GNVS ACPI entry for CHROMEOS builds
Lance Zhao
2016-04-28
soc/intel/apollolake: Add GPIO devices
Zhao, Lijian
2016-04-28
soc/intel/apollolake: Add cache for BIOS ROM
Andrey Petrov
2016-04-28
soc/intel/apollolake: Enable LPC bus interface
Andrey Petrov
2016-04-28
soc/intel/apollolake: Enable RAM cache for cbmem region in ramstage
Andrey Petrov
2016-04-28
soc/intel/apollolake: Fix northbridge _crs scope
Zhao, Lijian
2016-04-28
mainboard/amenia: Enable Chrome EC Interface/Keyboard
Divya Sasidharan
2016-04-28
soc/intel/apollolake: Configure a GPIO for TPM in bootblock
Andrey Petrov
2016-04-28
soc/intel/apollolake: Avoid marking 0xe0000-0xfffff region usable
Andrey Petrov
2016-04-28
soc/intel/apollolake: Actually include ACPI PCI IRQ definitions
Andrey Petrov
2016-04-26
mainboard/kgpe-d16|kcma-d8: Update memory test to include second PRNG stage
Timothy Pearson
2016-04-26
nb/amd/mct_ddr3: Report correct DIMM in MRS setup routines
Timothy Pearson
2016-04-26
nb/amd/mct_ddr3: Fix a number of minor errors in RDIMM setup
Timothy Pearson
2016-04-25
ensure correct byte ordering for cbfs segment list
George Trudeau
2016-04-25
nb/amd/mct_ddr3: Scale lane delays for each DIMM after MEMCLK change
Timothy Pearson
2016-04-22
drivers/ricoh: Fully switch to src/drivers/[X]/[Y]/ scheme
Stefan Reinauer
2016-04-22
soc/intel/quark: Fix MTRR reads
Lee Leahy
2016-04-22
soc/intel/quark: Fix uninitialized variable d_variant
Lee Leahy
2016-04-22
Revert "nb/amd/mct_ddr3: Disable MCE framework during DRAM training"
Timothy Pearson
2016-04-22
nb/amd/mct_ddr3: Enhance debugging around MEMCLK frequency change
Timothy Pearson
2016-04-22
nb/amd/mct_ddr3: Fix RDIMM training on certain DIMMs
Timothy Pearson
2016-04-22
nb/amd/mct_ddr3: Run fence training on each node after memory clock change
Timothy Pearson
2016-04-22
soc/intel/apollolake: Flush L1D to L2 only if loaded segment is in CAR
Furquan Shaikh
2016-04-22
intel/i82801ax: Fix IDE setup console log
Patrick Georgi
2016-04-21
lib: add common write_tables() implementation
Aaron Durbin
2016-04-21
lib/coreboot_table: add architecture hooks for adding tables
Aaron Durbin
2016-04-21
lib/bootmem: allow architecture specific bootmem ranges
Aaron Durbin
[next]