index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2020-08-24
src/arch: Drop unneeded empty lines
Elyes HAOUAS
2020-08-24
edk2-stable202005/IntelFsp2Pkg: Add FSP*_ARCH_UPD.
Ronak Kanabar
2020-08-24
src/superio: Drop unneeded empty lines
Elyes HAOUAS
2020-08-24
mb/google/dedede/variants/drawcia: add charger input current throttling
Sumeet R Pawnikar
2020-08-24
soc/amd/picasso: Store ddr_frequency in MT/s
Rob Barnes
2020-08-24
soc/intel/common: Add downgrade support for CSE Firmware
Sridhar Siricilla
2020-08-24
cpu/x86/smm/smm_module_handler: Add x86_64 support
Patrick Rudolph
2020-08-24
arch/x86/walkcbfs.S: Mark code as x86_32
Patrick Rudolph
2020-08-24
cpu/x86/sipi: Add x86_64 support
Patrick Rudolph
2020-08-24
mb/google/zork: Add GPIO_144 in touchscreen power on/off sequence
Kane Chen
2020-08-24
mb/google/zork: Fix VARIANT_MIN_BOARD_ID_V3_6_SCHEMATICS for Woomax
Kane Chen
2020-08-23
mb/google/zork: disable non-GPU HD Audio device
Felix Held
2020-08-23
soc/amd/picasso/romstage: Set HDA disable UPD if controller disabled
Felix Held
2020-08-23
vc/amd/fsp/picasso: add FSP-M UPD to disable the HD Audio controller
Felix Held
2020-08-23
Revert "vc/amd/fsp/picasso: add FSP-M UPD to disable the SATA controller"
Felix Held
2020-08-23
soc/intel/cnl: Configure FSP option PcieRpSlotImplemented
Nico Huber
2020-08-23
mb/prodrive/hermes: Add root port numbers to comments
Felix Singer
2020-08-22
mb/google/puff: Select cse_board_reset() strong symbol
Edward O'Callaghan
2020-08-22
mb/google/dedede: Enable CSE Board Reset Override
Karthikeyan Ramasubramanian
2020-08-22
vendorcode/google/chromeos: Introduce helper for CSE board reset
Karthikeyan Ramasubramanian
2020-08-22
drivers/spi/tpm: Add helper to get cr50 firmware version
Karthikeyan Ramasubramanian
2020-08-21
mb/google/zork/var/ezkinil: Fix stylus GPIO to enable suspend
Josie Nordrum
2020-08-21
superio/ite: delay PWRGD3 during resume
Michael Büchler
2020-08-21
lib: Update fmap cache error for psp_verstage
Martin Roth
2020-08-21
soc/amd/picasso: If using VBOOT, skip the APOB_NV region for RO
Martin Roth
2020-08-21
mb/google/zork: provide full range backlight settings to kernel
Aaron Durbin
2020-08-21
soc/amd/common: add rudimentary ATIF support
Aaron Durbin
2020-08-21
acpi: add more AML generation functions
Aaron Durbin
2020-08-21
arch/x86/gdt: Work around assembler bug
Patrick Rudolph
2020-08-21
include/asan.h: Add missing includes
Elyes HAOUAS
2020-08-21
mb/purism/librem_whl: Convert GPIOs to macros
Matt DeVillier
2020-08-21
mb/intel/tglrvp: Disable TBT_PCIE3 for UP4
John Zhao
2020-08-21
mb/google/dedede: Enable IPU for Wdoo and Wdee variants
Maulik V Vaghela
2020-08-21
SMM: Validate more user-provided pointers
Patrick Rudolph
2020-08-21
sb/intel/i82371eb/fadt.c: Use macro for 'flags' instead of magic number
Elyes HAOUAS
2020-08-21
soc/intel/tigerlake: Enable long cr50 ready pulses
Jes Klinke
2020-08-21
arch/x86: Add support for ASan to memory functions
Harshit Sharma
2020-08-21
mainboard/emulation/qemu-i440fx: Select HAVE_ASAN_IN_ROMSTAGE
Harshit Sharma
2020-08-21
soc/intel/apollolake: Select HAVE_ASAN_IN_ROMSTAGE
Harshit Sharma
2020-08-21
cpu/intel/haswell: Select HAVE_ASAN_IN_ROMSTAGE
Harshit Sharma
2020-08-21
arch/x86: Select HAVE_ASAN_IN_RAMSTAGE
Harshit Sharma
2020-08-21
Kconfig: Update ASan config options
Harshit Sharma
2020-08-21
lib: Add ASan support to romstage on x86 arch
Harshit Sharma
2020-08-21
lib: Add ASan support to ramstage on x86 arch
Harshit Sharma
2020-08-21
lib: Update ASan compiler flags and Kconfig help text
Harshit Sharma
2020-08-21
lib: Add ASan stub
Harshit Sharma
2020-08-21
mb/google/asurada: Fixup BOOT_DEVICE_SPI_FLASH_BUS default value
CK Hu
2020-08-20
cse_lite: Move global reset after MRC writeback
Caveh Jalali
2020-08-20
soc/amd/acpi: Move ACPI IVRS generation to coreboot
Jason Glenesk
2020-08-20
drivers/spi/tpm: Enable long cr50 ready pulses for Tiger Lake systems
Jes Klinke
[next]