index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2011-06-07
T60/PMH7: move 'touchpad' option to pmh7
Sven Schnelle
2011-06-07
i82801gx: enable ACPI during S3 resume
Sven Schnelle
2011-06-07
SMM: add defines for APM_CNT register
Sven Schnelle
2011-06-07
T60: fix touchpad option
Sven Schnelle
2011-06-07
re-indent, so files conform to coding guidelines.
Stefan Reinauer
2011-06-06
SMM: add mainboard_apm_cnt() callback
Sven Schnelle
2011-06-04
WARNINGS_ARE_ERRORS is y per default, don't set it twice.
Stefan Reinauer
2011-06-04
Port persimmon r6594 to e350m1: Cosmetic cleanup
Peter Stuge
2011-06-04
Port persimmon r6593 to e350m1: Remove unused Kconfig options
Peter Stuge
2011-06-04
Port persimmon r6592 to e350m1: Update GPP port configuration
Peter Stuge
2011-06-04
Port persimmon r6591 to e350m1: ROM cache early
Marshall Buschman
2011-06-04
Port persimmon r6590 to e350m1: Work around memory allocation problem
Marshall Buschman
2011-06-04
Port persimmon r6589 to e350m1: Strip down AGESA options
Marshall Buschman
2011-06-04
Port persimmon r6588 to e350m1: VGA framebuffer
Marshall Buschman
2011-06-04
Port persimmon r6587 to e350m1: RTC is not PIIX4 compatible
Marshall Buschman
2011-06-04
Port persimmon r6586 to e350m1: FADT revision
Marshall Buschman
2011-06-04
Port persimmon r6584 and r6601 to e350m1: SPI prefetch early
Marshall Buschman
2011-06-04
Port persimmon r6583 to e350m1: pstate 0 early
Marshall Buschman
2011-06-04
Port persimmon r6582 to e350m1: 33 MHz SPI read early
Marshall Buschman
2011-06-04
Port persimmon r6578 and r6596 to e350m1: MMCONF base
Peter Stuge
2011-06-04
Port persimmon r6574 to e350m1: MMCONF size
Marshall Buschman
2011-06-04
Port persimmon r6573 to e350m1: VGA, PCI MMIO and SB800 legacy
Marshall Buschman
2011-06-04
Port persimmon r6572 to e350m1: I/O APIC ID
Marshall Buschman
2011-06-04
vt8237r: Simplify bootblock init to work around nested if() romcc problem
Peter Stuge
2011-06-03
This patch sets max freq defaults for ddr2 and ddr3for fam10.
Marc Jones
2011-06-03
Correct wrong PCI ID for VIA K8M890 Chrome.
Alexandru Gagniuc
2011-06-03
advansus/a785e-i mainboard enable warning as error
Kerry She
2011-06-01
trivial remove blanks at the end of line
Kerry She
2011-06-01
This patch fix a AMD sb800 wrapper compile warning:
Kerry She
2011-05-23
We don't have pausing versions of single-IO instructions.
Stefan Reinauer
2011-05-23
AP_IN_SIPI_WAIT is already defined in the CPU Kconfig of those boards.
Stefan Reinauer
2011-05-23
Correct implementation of r6608.
Jonathan Kollasch
2011-05-22
Ensure ck804 romstrap is 16-byte aligned.
Jonathan Kollasch
2011-05-20
Correct amd persimmon romstage code for early SPI prefetch enable.
Scott Duplichan
2011-05-20
Move the ACPI FACP table to the front of the RSDT list. This is done to work ...
Scott Duplichan
2011-05-16
cimx_wrapper/sb800: Fix indent in late.c:sb800_enable()
Peter Stuge
2011-05-15
Remove multiple mmconf settings and just use kconfig setting.
Marc Jones
2011-05-15
agesa_wrapper: Avoid repetitive Kconfig depends, trivial
Peter Stuge
2011-05-15
Cosmetic cleanup.
Scott Duplichan
2011-05-15
1) Remove unused kconfig options.
Scott Duplichan
2011-05-15
Update gpp port configuration.
Scott Duplichan
2011-05-15
Enable rom cache early to reduce boot time.
Scott Duplichan
2011-05-15
Fix memory allocation problem in amdInitLate. Disabled until further debug.
Scott Duplichan
2011-05-15
Remove some non-essential agesa options to reduce boot time.
Scott Duplichan
2011-05-15
Declare legacy video frame buffer so that Windows generic VGA driver will work.
Scott Duplichan
2011-05-15
Declare RTC as not PIIX4 compatible to match AMD hardware.
Scott Duplichan
2011-05-15
Make fadt revision match its length. Solves Windows 7 checked build assert.
Scott Duplichan
2011-05-15
Enable SPI cacheline prefetch early to reduce boot time.
Scott Duplichan
2011-05-15
Enable SPI cacheline prefetch early to reduce boot time.
Scott Duplichan
2011-05-15
Switch processor cores to pstate 0 early to reduce boot time.
Scott Duplichan
[next]