summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-05-04cpu/x86: combine multiprocessor and SMM initializationAaron Durbin
2016-05-04cpu/x86: remove BACKUP_DEFAULT_SMM_REGION optionAaron Durbin
2016-05-04broadwell/me: Fix out-of-bounds array access errorEvan Lojewski
2016-05-04cpu/x86/smm_module_loader: always build with SMM module supportAaron Durbin
2016-05-03soc/intel/quark: Add IntelQNCConfig.h from EDK-IILee Leahy
2016-05-03mainboard/intel/galileo: Enable I2C and GPIOLee Leahy
2016-05-03vendorcode/intel/fsp/fsp1_1/quark: Update FspUpdVpd.hLee Leahy
2016-05-03chromeos: Ensure that the last file in FW_MAIN is not also the first onePaul Kocialkowski
2016-05-03intel/baytrail: use fmap information for code cachingPatrick Georgi
2016-05-03lib/cbfs: Use fmap derived information about the COREBOOT regionPatrick Georgi
2016-05-03arch/x86: Drop CBFS_BASE_ADDRESSPatrick Georgi
2016-05-03southbridge/amd: Drop HUDSON_FWM_INSIDE_CBFSPatrick Georgi
2016-05-03build system: remove CBFSTOOL_PRE1_OPTSPatrick Georgi
2016-05-02soc/intel/quark: Remove UPD parametersLee Leahy
2016-05-02cpu/x86/mp_init: remove unused callback argumentsAaron Durbin
2016-05-02drivers/intel/fsp1_1: fix linking romstage when SEPARATE_VERSTAGE usedAaron Durbin
2016-05-02arch/x86/assembly_entry: allow early post CAR stages to use common codeAaron Durbin
2016-05-02arch/x86/asembly_entry: reorder conditional stage entry macrosAaron Durbin
2016-05-02lib/coreboot_table: use the architecture dependent table sizeAaron Durbin
2016-05-02arch: introduce architecture dependent common variablesAaron Durbin
2016-05-02nb/amd/mct_ddr3: Only initialize ECC bits onceTimothy Pearson
2016-05-02x86/memlayout.h: Do not include data/bss sections in C_ENVIRONMENT_BOOTBLOCKFurquan Shaikh
2016-05-01mb/emulation/*/board_info.txt: Update QEMU URLJonathan Neuschäfer
2016-05-01nb/amd/mct_ddr3: Warn if MaxRdLatency training fails on Family 15hTimothy Pearson
2016-05-01nb/amd/mct_ddr3: Stop receiver enable cycle training after window foundTimothy Pearson
2016-05-01nb/amd/mct_ddr3: Do not constantly reset read data timing registers to 0Timothy Pearson
2016-05-01nb/amd/mct_ddr3: Skip nibble training when current DIMM is not x4Timothy Pearson
2016-05-01nb/amd/mct_ddr3: Fix x4 DIMM receiver enable training on Fam15hTimothy Pearson
2016-04-30lib/reg_script: Allow multiple independent handlersLee Leahy
2016-04-30lib/regscript: Add exclusive-or (xor) supportLee Leahy
2016-04-30soc/apollolake: Prevent PMC BAR reassignment during resource allocationHannah Williams
2016-04-29soc/intel/apollolake: clarify Fast SPI CS2 pad configurationAaron Durbin
2016-04-29nb/intel/sandybridge/raminit: fix regression "always use mrccache"Patrick Rudolph
2016-04-29siemens/mc_bdx1: Add new mainboard.Werner Zeh
2016-04-28nb/amd/mct_ddr3: Restart system on training failure instead of using die()Timothy Pearson
2016-04-28Add board URLs for the RISC-V boardsJonathan Neuschäfer
2016-04-28Fix "Spike RISCV" board nameJonathan Neuschäfer
2016-04-28fsp_baytrail: Fix missing "$" when using Kconfig switchWerner Zeh
2016-04-28drivers/intel/i210: Use uint8_t and friends instead of u8Werner Zeh
2016-04-28mc_tcu3: Switch to hwilib instead of own hwinfo implementationWerner Zeh
2016-04-28vendorcode/siemens: Add hwilib for Siemens specific info structWerner Zeh
2016-04-28soc/intel/apollolake: Add handling of GNVS ACPI entry for CHROMEOS buildsLance Zhao
2016-04-28soc/intel/apollolake: Add GPIO devicesZhao, Lijian
2016-04-28soc/intel/apollolake: Add cache for BIOS ROMAndrey Petrov
2016-04-28soc/intel/apollolake: Enable LPC bus interfaceAndrey Petrov
2016-04-28soc/intel/apollolake: Enable RAM cache for cbmem region in ramstageAndrey Petrov
2016-04-28soc/intel/apollolake: Fix northbridge _crs scopeZhao, Lijian
2016-04-28mainboard/amenia: Enable Chrome EC Interface/KeyboardDivya Sasidharan
2016-04-28soc/intel/apollolake: Configure a GPIO for TPM in bootblockAndrey Petrov
2016-04-28soc/intel/apollolake: Avoid marking 0xe0000-0xfffff region usableAndrey Petrov
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 13:04:15 +0000