summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-03-04arm64: Set 16 byte alignment and ramstage start addressAaron Durbin
2015-03-04arm64: remove assembly code string functionsAaron Durbin
2015-03-04arm64: use one stage_entry for all stagesAaron Durbin
2015-03-04arm64: ensure vital sections aren't garbage collectedAaron Durbin
2015-03-04coreboot t132: Stack init re-workFurquan Shaikh
2015-03-04rush: PMIC: initial AS3722 PMIC writes for RushTom Warren
2015-03-04t132: kick off core complex after loading MTS microcodeAaron Durbin
2015-03-04coreboot memrange: Two changes for zero size or empty memrangeFurquan Shaikh
2015-03-04t132: load MTS microcodeAaron Durbin
2015-03-04Add stage information to coreboot bannerStefan Reinauer
2015-03-04rush: enable 128MiB MTS carveout below top of DRAMAaron Durbin
2015-03-04t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones
2015-03-04t132: Add shared romstageAaron Durbin
2015-03-04coreboot rush: Add dram init codeFurquan Shaikh
2015-03-04coreboot rush: Add support for basic romstageFurquan Shaikh
2015-03-04coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh
2015-03-04coreboot t132: Remove init pllx for nowFurquan Shaikh
2015-03-04coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh
2015-03-04cpu/amd/model_10xxx: Documentation updateTimothy Pearson
2015-03-04cpu/amd/model_10xxx: Refactor model detection to reduce code duplicationTimothy Pearson
2015-03-03coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh
2015-03-03northbridge/amd/amdmct: Add revision D to K10 revision mask listTimothy Pearson
2015-03-02coreboot arm64: Correct cache function namesFurquan Shaikh
2015-03-02coreboot arm: Define function for setting cntfrq registerFurquan Shaikh
2015-03-02tegra132: Enable bootblock support in tegra132 including UART supportFurquan Shaikh
2015-03-01devicetree: Drop redundant scan_bus() opsKyösti Mälkki
2015-03-01devicetree: Drop dummy root_dev opsKyösti Mälkki
2015-03-01AGESA fam16: Drop HyperTransport scanKyösti Mälkki
2015-02-28cpu/intel: (non-FSP) Remove microcode updates from treeAlexandru Gagniuc
2015-02-28cpu/intel (non-FSP): Use microcode from blobs repositoryAlexandru Gagniuc
2015-02-27x86: Fix pointer arithmetic regressions from MMIO changesKevin Paul Herbert
2015-02-26mainboard/asus/kfsn4-dre: Enable W83793 fan controllerTimothy Pearson
2015-02-26drivers/i2c/w83793: Use devicetree.cb to set additional valuesTimothy Pearson
2015-02-25rush: Correct version field to match t132Aaron Durbin
2015-02-25coreboot arm64: Add library for system accessFurquan Shaikh
2015-02-25tegra124: Clean up ARM UART driver buildMarc Jones
2015-02-25arm64: Remove early_console.cMarc Jones
2015-02-25soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER`Paul Menzel
2015-02-25intel/broadwell: free local heap objectPatrick Georgi
2015-02-25amd/sb600: Fix NULL test after use issuePatrick Georgi
2015-02-24Intel ibexpeak: Fix SATA configurationKyösti Mälkki
2015-02-24drivers/intel/i210: Add new driver for Intel i210 MACPHYWerner Zeh
2015-02-24(bakersport|bayleybay)_fsp: Do not force a default loglevelAlexandru Gagniuc
2015-02-24mainboard: Do not redefine CONSOLE_POST Kconfig variableAlexandru Gagniuc
2015-02-24soc/fsp_baytrail: Fix use of microcode-related Kconfig variablesAlexandru Gagniuc
2015-02-23pcengines/apu1: Fix 0:15.x PCIe root portsKyösti Mälkki
2015-02-23pcengines/apu1: Fix and clean up devicetreeKyösti Mälkki
2015-02-23pcengines/apu1: Fix PCI device 16 interruptsKyösti Mälkki
2015-02-23pcengines/apu1: Implement board GPIOsKyösti Mälkki
2015-02-23pcengines/apu1: New board PC Engines APU1Kyösti Mälkki
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 09:30:38 +0000