From c65a36eb0f097ca13cdab8a787ce5cf35f49a64f Mon Sep 17 00:00:00 2001
From: Stefan Reinauer <reinauer@chromium.org>
Date: Tue, 10 Jul 2012 17:02:21 -0700
Subject: Enable Microcode in CBFS for all SandyBridge/IvyBridge systems

Change-Id: Idee4facc18e0be60906d2a2f0e99bd39de8d7247
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1332
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
---
 src/cpu/Kconfig | 5 +----
 1 file changed, 1 insertion(+), 4 deletions(-)

(limited to 'src/cpu/Kconfig')

diff --git a/src/cpu/Kconfig b/src/cpu/Kconfig
index f37bbf6755..baf686ea75 100644
--- a/src/cpu/Kconfig
+++ b/src/cpu/Kconfig
@@ -62,13 +62,10 @@ config SSE2
 	  streaming SIMD instructions. Some parts of coreboot can be built
 	  with more efficient code if SSE2 instructions are available.
 
-if CPU_INTEL_MODEL_206AX || CPU_INTEL_MODEL_306AX
-
 config MICROCODE_IN_CBFS
 	bool "Look for microcode in CBFS"
+	default n
 	help
 	  Load microcode updates from CBFS instead of compiling them in.
 
-endif
-
 endif # ARCH_X86
-- 
cgit v1.2.3