From efce854fc69f441f651d3e5a1b9482f366967b01 Mon Sep 17 00:00:00 2001
From: V Sowmya <v.sowmya@intel.com>
Date: Thu, 15 Mar 2018 21:38:30 +0530
Subject: mb/intel/kblrvp8: Add KBLRVP8 support

Add the config for setting SPD DIMM size to 512 bytes
for KBLRVP8 with DDR4 memory. Configure the DIMM1 memory
SPD data for channel0 and channel1. Set the UserBd UPD to
BOARD_TYPE_DESKTOP for kblrvp8.

Signed-off-by: V Sowmya <v.sowmya@intel.com>
Change-Id: I985968d331991884050c3920ec9798cd4cb371c7
Reviewed-on: https://review.coreboot.org/25194
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Naresh Solanki <naresh.solanki@intel.com>
---
 src/mainboard/intel/kblrvp/Kconfig | 3 +++
 1 file changed, 3 insertions(+)

(limited to 'src/mainboard/intel/kblrvp/Kconfig')

diff --git a/src/mainboard/intel/kblrvp/Kconfig b/src/mainboard/intel/kblrvp/Kconfig
index 5ca46e19e1..bbeb12987e 100644
--- a/src/mainboard/intel/kblrvp/Kconfig
+++ b/src/mainboard/intel/kblrvp/Kconfig
@@ -98,4 +98,7 @@ config PRERAM_CBMEM_CONSOLE_SIZE
 	hex
 	default 0xd00
 
+config DIMM_SPD_SIZE
+	int
+	default 512 if BOARD_INTEL_KBLRVP8 #DDR4
 endif
-- 
cgit v1.2.3