From dcc0aa84fa20eaf8feefb21d1662d4716c64ad98 Mon Sep 17 00:00:00 2001 From: Brenton Dong Date: Wed, 4 Jan 2017 16:39:43 -0700 Subject: mainboard/intel/leafhill: initial leafhill board changes This commit makes the initial changes to support the Intel Leaf Hill CRB with Apollo Lake silicon. Memory parameters and some GPIOs are set. The google/reef directory is used as a template, and the same IFWI stitching process as reef is used to generate a bootable image. Apollo Lake silicon requires a boot media region called IFWI which includes assets such as CSE firmware, PMC microcode, CPU microcode, and boot firmware. Change-Id: Id92f0458548e3054d86f5faa8152d58d902f4418 Signed-off-by: Brenton Dong Reviewed-on: https://review.coreboot.org/18039 Tested-by: build bot (Jenkins) Reviewed-by: Werner Zeh --- src/mainboard/intel/leafhill/dsdt.asl | 26 -------------------------- 1 file changed, 26 deletions(-) (limited to 'src/mainboard/intel/leafhill/dsdt.asl') diff --git a/src/mainboard/intel/leafhill/dsdt.asl b/src/mainboard/intel/leafhill/dsdt.asl index dc63436555..004523a0ff 100644 --- a/src/mainboard/intel/leafhill/dsdt.asl +++ b/src/mainboard/intel/leafhill/dsdt.asl @@ -13,9 +13,6 @@ * GNU General Public License for more details. */ -#include -#include - DefinitionBlock( "dsdt.aml", "DSDT", @@ -40,29 +37,6 @@ DefinitionBlock( } } - /* Chrome OS specific */ - #include - /* Chipset specific sleep states */ #include - - /* Chrome OS Embedded Controller */ - Scope (\_SB.PCI0.LPCB) - { - /* ACPI code for EC SuperIO functions */ - #include - /* ACPI code for EC functions */ - #include - } - - /* Dynamic Platform Thermal Framework */ - Scope (\_SB) - { - /* Per board variant specific definitions. */ - #include - /* Include soc specific DPTF changes */ - #include - /* Include common dptf ASL files */ - #include - } } -- cgit v1.2.3