From 402276574b9812c0e2d527ed50a3392439a97919 Mon Sep 17 00:00:00 2001
From: Mario Scheithauer <mario.scheithauer@siemens.com>
Date: Mon, 18 Sep 2017 17:26:36 +0200
Subject: siemens/mc_apl1: Move SCI to IRQ 10
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

IRQ 9 is used for different purpose on this mainboard so move SCI away
to IRQ 10.

Change-Id: I7f055447f5d92bc4696b38e8103a7aebde95d9d3
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/21586
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
---
 src/mainboard/siemens/mc_apl1/devicetree.cb | 2 ++
 1 file changed, 2 insertions(+)

(limited to 'src/mainboard/siemens')

diff --git a/src/mainboard/siemens/mc_apl1/devicetree.cb b/src/mainboard/siemens/mc_apl1/devicetree.cb
index 7f4983e512..04b3ae5286 100644
--- a/src/mainboard/siemens/mc_apl1/devicetree.cb
+++ b/src/mainboard/siemens/mc_apl1/devicetree.cb
@@ -4,6 +4,8 @@ chip soc/intel/apollolake
 		device lapic 0 on end
 	end
 
+	register "sci_irq" = "SCIS_IRQ10"
+
 	# Disable unused clkreq of PCIe root ports
 	register "pcie_rp0_clkreq_pin" = "3" # PCIe-PCI-Bridge
 	register "pcie_rp1_clkreq_pin" = "CLKREQ_DISABLED"
-- 
cgit v1.2.3