From 00f0267f7805f6d27d78c1ed586ac0f13c90637b Mon Sep 17 00:00:00 2001 From: Patrick Georgi Date: Fri, 9 Oct 2009 14:10:28 +0000 Subject: Remaining boards are Kconfig'd now. Whether they work or not still depends on how close the configuration options are to what they should be. Signed-off-by: Patrick Georgi Acked-by: Stefan Reinauer git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4751 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1 --- src/mainboard/supermicro/Kconfig | 13 +-- src/mainboard/supermicro/h8dme/Kconfig | 2 +- src/mainboard/supermicro/h8dmr/Kconfig | 104 ++++++++++++++++++++ src/mainboard/supermicro/h8dmr/Makefile.inc | 78 +++++++++++++++ src/mainboard/supermicro/h8dmr_fam10/Kconfig | 110 ++++++++++++++++++++++ src/mainboard/supermicro/h8dmr_fam10/Makefile.inc | 78 +++++++++++++++ src/mainboard/supermicro/x6dai_g/Kconfig | 53 +++++++++++ src/mainboard/supermicro/x6dai_g/Makefile.inc | 24 +++++ src/mainboard/supermicro/x6dhe_g/Kconfig | 59 ++++++++++++ src/mainboard/supermicro/x6dhe_g/Makefile.inc | 24 +++++ src/mainboard/supermicro/x6dhe_g2/Kconfig | 59 ++++++++++++ src/mainboard/supermicro/x6dhe_g2/Makefile.inc | 24 +++++ src/mainboard/supermicro/x6dhr_ig/Kconfig | 54 +++++++++++ src/mainboard/supermicro/x6dhr_ig/Makefile.inc | 24 +++++ src/mainboard/supermicro/x6dhr_ig2/Kconfig | 54 +++++++++++ src/mainboard/supermicro/x6dhr_ig2/Makefile.inc | 24 +++++ 16 files changed, 777 insertions(+), 7 deletions(-) create mode 100644 src/mainboard/supermicro/h8dmr/Kconfig create mode 100644 src/mainboard/supermicro/h8dmr/Makefile.inc create mode 100644 src/mainboard/supermicro/h8dmr_fam10/Kconfig create mode 100644 src/mainboard/supermicro/h8dmr_fam10/Makefile.inc create mode 100644 src/mainboard/supermicro/x6dai_g/Kconfig create mode 100644 src/mainboard/supermicro/x6dai_g/Makefile.inc create mode 100644 src/mainboard/supermicro/x6dhe_g/Kconfig create mode 100644 src/mainboard/supermicro/x6dhe_g/Makefile.inc create mode 100644 src/mainboard/supermicro/x6dhe_g2/Kconfig create mode 100644 src/mainboard/supermicro/x6dhe_g2/Makefile.inc create mode 100644 src/mainboard/supermicro/x6dhr_ig/Kconfig create mode 100644 src/mainboard/supermicro/x6dhr_ig/Makefile.inc create mode 100644 src/mainboard/supermicro/x6dhr_ig2/Kconfig create mode 100644 src/mainboard/supermicro/x6dhr_ig2/Makefile.inc (limited to 'src/mainboard/supermicro') diff --git a/src/mainboard/supermicro/Kconfig b/src/mainboard/supermicro/Kconfig index 9c984985c2..11b55990b1 100644 --- a/src/mainboard/supermicro/Kconfig +++ b/src/mainboard/supermicro/Kconfig @@ -3,12 +3,13 @@ choice depends on VENDOR_SUPERMICRO source "src/mainboard/supermicro/h8dme/Kconfig" -#source "src/mainboard/supermicro/h8dmr/Kconfig" -#source "src/mainboard/supermicro/x6dai_g/Kconfig" -#source "src/mainboard/supermicro/x6dhe_g/Kconfig" -#source "src/mainboard/supermicro/x6dhe_g2/Kconfig" -#source "src/mainboard/supermicro/x6dhr_ig/Kconfig" -#source "src/mainboard/supermicro/x6dhr_ig2/Kconfig" +source "src/mainboard/supermicro/h8dmr/Kconfig" +source "src/mainboard/supermicro/h8dmr_fam10/Kconfig" +source "src/mainboard/supermicro/x6dai_g/Kconfig" +source "src/mainboard/supermicro/x6dhe_g/Kconfig" +source "src/mainboard/supermicro/x6dhe_g2/Kconfig" +source "src/mainboard/supermicro/x6dhr_ig/Kconfig" +source "src/mainboard/supermicro/x6dhr_ig2/Kconfig" endchoice diff --git a/src/mainboard/supermicro/h8dme/Kconfig b/src/mainboard/supermicro/h8dme/Kconfig index 7e5da69149..e07614b952 100644 --- a/src/mainboard/supermicro/h8dme/Kconfig +++ b/src/mainboard/supermicro/h8dme/Kconfig @@ -60,7 +60,7 @@ config LB_CKS_LOC config MAINBOARD_PART_NUMBER string - default "ultra40" + default "H8DME" depends on BOARD_SUPERMICRO_H8DME config HW_MEM_HOLE_SIZEK diff --git a/src/mainboard/supermicro/h8dmr/Kconfig b/src/mainboard/supermicro/h8dmr/Kconfig new file mode 100644 index 0000000000..4cb20f4c60 --- /dev/null +++ b/src/mainboard/supermicro/h8dmr/Kconfig @@ -0,0 +1,104 @@ +config BOARD_SUPERMICRO_H8DMR + bool "H8DMR" + select ARCH_X86 + select CPU_AMD_K8 + select CPU_AMD_SOCKET_F + select NORTHBRIDGE_AMD_AMDK8 + select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX + select SOUTHBRIDGE_NVIDIA_MCP55 + select SUPERIO_WINBOND_W83627HF + select HAVE_PIRQ_TABLE + select USE_PRINTK_IN_CAR + select USE_DCACHE_RAM + select HAVE_HARD_RESET + select IOAPIC + +config MAINBOARD_DIR + string + default supermicro/h8dmr + depends on BOARD_SUPERMICRO_H8DMR + +config DCACHE_RAM_BASE + hex + default 0xc8000 + depends on BOARD_SUPERMICRO_H8DMR + +config DCACHE_RAM_SIZE + hex + default 0x08000 + depends on BOARD_SUPERMICRO_H8DMR + +config DCACHE_RAM_GLOBAL_VAR_SIZE + hex + default 0x01000 + depends on BOARD_SUPERMICRO_H8DMR + +config APIC_ID_OFFSET + hex + default 0x10 + depends on BOARD_SUPERMICRO_H8DMR + +config SB_HT_CHAIN_ON_BUS0 + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR + +config SB_HT_CHAIN_UNITID_OFFSET_ONLY + bool + default n + depends on BOARD_SUPERMICRO_H8DMR + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_H8DMR + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_H8DMR + +config MAINBOARD_PART_NUMBER + string + default "H8DMR" + depends on BOARD_SUPERMICRO_H8DMR + +config HW_MEM_HOLE_SIZEK + hex + default 0x100000 + depends on BOARD_SUPERMICRO_H8DMR + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_H8DMR + +config MAX_PHYSICAL_CPUS + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR + +config HT_CHAIN_END_UNITID_BASE + hex + default 0x0 + depends on BOARD_SUPERMICRO_H8DMR + +config HT_CHAIN_UNITID_BASE + hex + default 0x0 + depends on BOARD_SUPERMICRO_H8DMR + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_H8DMR + +config SB_HT_CHAIN_ON_BUS0 + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR + +config IRQ_SLOT_COUNT + int + default 11 + depends on BOARD_SUPERMICRO_H8DMR diff --git a/src/mainboard/supermicro/h8dmr/Makefile.inc b/src/mainboard/supermicro/h8dmr/Makefile.inc new file mode 100644 index 0000000000..085b7d0df3 --- /dev/null +++ b/src/mainboard/supermicro/h8dmr/Makefile.inc @@ -0,0 +1,78 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2007-2008 coresystems GmbH +## +## This program is free software; you can redistribute it and/or +## modify it under the terms of the GNU General Public License as +## published by the Free Software Foundation; version 2 of +## the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, +## MA 02110-1301 USA +## + +driver-y += mainboard.o + +# Needed by irq_tables and mptable and acpi_tables. +obj-y += get_bus_conf.o +obj-$(CONFIG_HAVE_MP_TABLE) += mptable.o +obj-$(CONFIG_HAVE_PIRQ_TABLE) += irq_tables.o + +# This is part of the conversion to init-obj and away from included code. + +initobj-y += crt0.o +# FIXME in $(top)/Makefile +crt0-y += ../../../../src/cpu/x86/16bit/entry16.inc +crt0-y += ../../../../src/cpu/x86/32bit/entry32.inc +crt0-y += ../../../../src/cpu/x86/16bit/reset16.inc +crt0-y += ../../../../src/southbridge/nvidia/mcp55/id.inc +crt0-y += ../../../../src/southbridge/nvidia/mcp55/romstrap.inc +crt0-y += ../../../../src/cpu/amd/car/cache_as_ram.inc +crt0-y += auto.inc + +ldscript-y += ../../../../src/arch/i386/init/ldscript_fallback_cbfs.lb +ldscript-y += ../../../../src/cpu/x86/16bit/entry16.lds +ldscript-y += ../../../../src/cpu/x86/16bit/reset16.lds +ldscript-y += ../../../../src/southbridge/nvidia/mcp55/id.lds +ldscript-y += ../../../../src/southbridge/nvidia/mcp55/romstrap.lds +ldscript-y += ../../../../src/arch/i386/lib/failover.lds + +ifdef POST_EVALUATION + +$(obj)/dsdt.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/dsdt_lb.dsl + iasl -p dsdt -tc $(src)/mainboard/$(MAINBOARDDIR)/dx/dsdt_lb.dsl + mv dsdt.hex $@ + +$(obj)/mainboard/$(MAINBOARDDIR)/dsdt.o: $(obj)/dsdt.c + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c $< -o $@ + +$(obj)/ssdt2.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci2.asl + iasl -p $(CURDIR)/pci2 -tc $(CONFIG_MAINBOARD)/dx/pci2.asl + perl -pi -e 's/AmlCode/AmlCode_ssdt2/g' pci2.hex + mv pci2.hex ssdt2.c + +$(obj)/ssdt3.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci3.asl" + iasl -p $(CURDIR)/pci3 -tc $(CONFIG_MAINBOARD)/ + perl -pi -e 's/AmlCode/AmlCode_ssdt3/g' pci3.hex + mv pci3.hex ssdt3.c + +$(obj)/ssdt4.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci4.asl" + iasl -p $(CURDIR)/pci4 -tc $(CONFIG_MAINBOARD)/dx/pci4.asl + perl -pi -e 's/AmlCode/AmlCode_ssdt4/g' pci4.hex + mv pci4.hex ssdt4.c + +$(obj)/mainboard/$(MAINBOARDDIR)/auto.inc: $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c $(obj)/option_table.h + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c -o $@ + perl -e 's/\.rodata/.rom.data/g' -pi $@ + perl -e 's/\.text/.section .rom.text/g' -pi $@ + +endif + diff --git a/src/mainboard/supermicro/h8dmr_fam10/Kconfig b/src/mainboard/supermicro/h8dmr_fam10/Kconfig new file mode 100644 index 0000000000..3d6b375a7c --- /dev/null +++ b/src/mainboard/supermicro/h8dmr_fam10/Kconfig @@ -0,0 +1,110 @@ +config BOARD_SUPERMICRO_H8DMR_FAM10 + bool "H8DMR_FAM10 (Fam10)" + select ARCH_X86 + select CPU_AMD_FAM10 + select CPU_AMD_SOCKET_F_1207 + select NORTHBRIDGE_AMD_AMDFAM10 + select NORTHBRIDGE_AMD_AMDFAM10_ROOT_COMPLEX + select SOUTHBRIDGE_NVIDIA_MCP55 + select SUPERIO_WINBOND_W83627HF + select HAVE_PIRQ_TABLE + select USE_PRINTK_IN_CAR + select USE_DCACHE_RAM + select HAVE_HARD_RESET + select IOAPIC + select AMDMCT + +config MAINBOARD_DIR + string + default supermicro/h8dmr_fam10 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config DCACHE_RAM_BASE + hex + default 0xc8000 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config DCACHE_RAM_SIZE + hex + default 0x08000 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config DCACHE_RAM_GLOBAL_VAR_SIZE + hex + default 0x01000 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config APIC_ID_OFFSET + hex + default 0x10 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config SB_HT_CHAIN_ON_BUS0 + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config SB_HT_CHAIN_UNITID_OFFSET_ONLY + bool + default n + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config MAINBOARD_PART_NUMBER + string + default "H8DMR_FAM10 FAM10" + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config HW_MEM_HOLE_SIZEK + hex + default 0x100000 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config MAX_PHYSICAL_CPUS + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config HT_CHAIN_END_UNITID_BASE + hex + default 0x0 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config HT_CHAIN_UNITID_BASE + hex + default 0x0 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config SB_HT_CHAIN_ON_BUS0 + int + default 2 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config IRQ_SLOT_COUNT + int + default 11 + depends on BOARD_SUPERMICRO_H8DMR_FAM10 + +config AMD_UCODE_PATCH_FILE + string + default "mc_patch_0100009f.h" + depends on BOARD_SUPERMICRO_H8DMR_FAM10 diff --git a/src/mainboard/supermicro/h8dmr_fam10/Makefile.inc b/src/mainboard/supermicro/h8dmr_fam10/Makefile.inc new file mode 100644 index 0000000000..085b7d0df3 --- /dev/null +++ b/src/mainboard/supermicro/h8dmr_fam10/Makefile.inc @@ -0,0 +1,78 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2007-2008 coresystems GmbH +## +## This program is free software; you can redistribute it and/or +## modify it under the terms of the GNU General Public License as +## published by the Free Software Foundation; version 2 of +## the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, +## MA 02110-1301 USA +## + +driver-y += mainboard.o + +# Needed by irq_tables and mptable and acpi_tables. +obj-y += get_bus_conf.o +obj-$(CONFIG_HAVE_MP_TABLE) += mptable.o +obj-$(CONFIG_HAVE_PIRQ_TABLE) += irq_tables.o + +# This is part of the conversion to init-obj and away from included code. + +initobj-y += crt0.o +# FIXME in $(top)/Makefile +crt0-y += ../../../../src/cpu/x86/16bit/entry16.inc +crt0-y += ../../../../src/cpu/x86/32bit/entry32.inc +crt0-y += ../../../../src/cpu/x86/16bit/reset16.inc +crt0-y += ../../../../src/southbridge/nvidia/mcp55/id.inc +crt0-y += ../../../../src/southbridge/nvidia/mcp55/romstrap.inc +crt0-y += ../../../../src/cpu/amd/car/cache_as_ram.inc +crt0-y += auto.inc + +ldscript-y += ../../../../src/arch/i386/init/ldscript_fallback_cbfs.lb +ldscript-y += ../../../../src/cpu/x86/16bit/entry16.lds +ldscript-y += ../../../../src/cpu/x86/16bit/reset16.lds +ldscript-y += ../../../../src/southbridge/nvidia/mcp55/id.lds +ldscript-y += ../../../../src/southbridge/nvidia/mcp55/romstrap.lds +ldscript-y += ../../../../src/arch/i386/lib/failover.lds + +ifdef POST_EVALUATION + +$(obj)/dsdt.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/dsdt_lb.dsl + iasl -p dsdt -tc $(src)/mainboard/$(MAINBOARDDIR)/dx/dsdt_lb.dsl + mv dsdt.hex $@ + +$(obj)/mainboard/$(MAINBOARDDIR)/dsdt.o: $(obj)/dsdt.c + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c $< -o $@ + +$(obj)/ssdt2.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci2.asl + iasl -p $(CURDIR)/pci2 -tc $(CONFIG_MAINBOARD)/dx/pci2.asl + perl -pi -e 's/AmlCode/AmlCode_ssdt2/g' pci2.hex + mv pci2.hex ssdt2.c + +$(obj)/ssdt3.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci3.asl" + iasl -p $(CURDIR)/pci3 -tc $(CONFIG_MAINBOARD)/ + perl -pi -e 's/AmlCode/AmlCode_ssdt3/g' pci3.hex + mv pci3.hex ssdt3.c + +$(obj)/ssdt4.c: $(src)/mainboard/$(MAINBOARDDIR)/dx/pci4.asl" + iasl -p $(CURDIR)/pci4 -tc $(CONFIG_MAINBOARD)/dx/pci4.asl + perl -pi -e 's/AmlCode/AmlCode_ssdt4/g' pci4.hex + mv pci4.hex ssdt4.c + +$(obj)/mainboard/$(MAINBOARDDIR)/auto.inc: $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c $(obj)/option_table.h + $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c -o $@ + perl -e 's/\.rodata/.rom.data/g' -pi $@ + perl -e 's/\.text/.section .rom.text/g' -pi $@ + +endif + diff --git a/src/mainboard/supermicro/x6dai_g/Kconfig b/src/mainboard/supermicro/x6dai_g/Kconfig new file mode 100644 index 0000000000..4c965749eb --- /dev/null +++ b/src/mainboard/supermicro/x6dai_g/Kconfig @@ -0,0 +1,53 @@ +config BOARD_SUPERMICRO_X6DAI_G + bool "X6DAI-G" + select ARCH_X86 + select CPU_INTEL_SOCKET_MPGA604 + select NORTHBRIDGE_INTEL_E7525 + select SOUTHBRIDGE_INTEL_ESB6300 + select SUPERIO_WINBOND_W83627HF + select PIRQ_TABLE + +config MAINBOARD_DIR + string + default supermicro/x6dai_g + depends on BOARD_SUPERMICRO_X6DAI_G + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_X6DAI_G + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_X6DAI_G + +config MAINBOARD_PART_NUMBER + string + default "X6DAI_G" + depends on BOARD_SUPERMICRO_X6DAI_G + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x15d9 + depends on BOARD_SUPERMICRO_X6DAI_G + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x6780 + depends on BOARD_SUPERMICRO_X6DAI_G + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_X6DAI_G + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_X6DAI_G + +config IRQ_SLOT_COUNT + int + default 15 + depends on BOARD_SUPERMICRO_X6DAI_G diff --git a/src/mainboard/supermicro/x6dai_g/Makefile.inc b/src/mainboard/supermicro/x6dai_g/Makefile.inc new file mode 100644 index 0000000000..e697040c94 --- /dev/null +++ b/src/mainboard/supermicro/x6dai_g/Makefile.inc @@ -0,0 +1,24 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2009 Uwe Hermann +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +ROMCCFLAGS=-mcpu=p4 -O2 + +include $(src)/mainboard/Makefile.romccboard.inc + diff --git a/src/mainboard/supermicro/x6dhe_g/Kconfig b/src/mainboard/supermicro/x6dhe_g/Kconfig new file mode 100644 index 0000000000..ecbe7d7905 --- /dev/null +++ b/src/mainboard/supermicro/x6dhe_g/Kconfig @@ -0,0 +1,59 @@ +config BOARD_SUPERMICRO_X6DHE_G + bool "X6DHE-G" + select ARCH_X86 + select CPU_INTEL_SOCKET_MPGA604 + select NORTHBRIDGE_INTEL_E7520 + select SOUTHBRIDGE_INTEL_ESB6300 + select SOUTHBRIDGE_INTEL_PXHD + select SUPERIO_WINBOND_W83627HF + select PIRQ_TABLE + +config MAINBOARD_DIR + string + default supermicro/x6dhe_g + depends on BOARD_SUPERMICRO_X6DHE_G + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_X6DHE_G + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_X6DHE_G + +config MAINBOARD_PART_NUMBER + string + default "X6DHE_G" + depends on BOARD_SUPERMICRO_X6DHE_G + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x15d9 + depends on BOARD_SUPERMICRO_X6DHE_G + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x6780 + depends on BOARD_SUPERMICRO_X6DHE_G + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_X6DHE_G + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_X6DHE_G + +config IRQ_SLOT_COUNT + int + default 15 + depends on BOARD_SUPERMICRO_X6DHE_G + +config DRIVERS_GENERIC_DEBUG + bool + default y + depends on BOARD_SUPERMICRO_X6DHE_G diff --git a/src/mainboard/supermicro/x6dhe_g/Makefile.inc b/src/mainboard/supermicro/x6dhe_g/Makefile.inc new file mode 100644 index 0000000000..e697040c94 --- /dev/null +++ b/src/mainboard/supermicro/x6dhe_g/Makefile.inc @@ -0,0 +1,24 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2009 Uwe Hermann +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +ROMCCFLAGS=-mcpu=p4 -O2 + +include $(src)/mainboard/Makefile.romccboard.inc + diff --git a/src/mainboard/supermicro/x6dhe_g2/Kconfig b/src/mainboard/supermicro/x6dhe_g2/Kconfig new file mode 100644 index 0000000000..d0eb1ed260 --- /dev/null +++ b/src/mainboard/supermicro/x6dhe_g2/Kconfig @@ -0,0 +1,59 @@ +config BOARD_SUPERMICRO_X6DHE_G2 + bool "X6DAI-G" + select ARCH_X86 + select CPU_INTEL_SOCKET_MPGA604 + select NORTHBRIDGE_INTEL_E7520 + select SOUTHBRIDGE_INTEL_I82801ER + select SOUTHBRIDGE_INTEL_PXHD + select SUPERIO_NSC_PC87427 + select PIRQ_TABLE + +config MAINBOARD_DIR + string + default supermicro/x6dhe_g2 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config MAINBOARD_PART_NUMBER + string + default "X6DHE_G2" + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x15d9 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x6780 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config IRQ_SLOT_COUNT + int + default 15 + depends on BOARD_SUPERMICRO_X6DHE_G2 + +config DRIVERS_GENERIC_DEBUG + bool + default y + depends on BOARD_SUPERMICRO_X6DHE_G2 diff --git a/src/mainboard/supermicro/x6dhe_g2/Makefile.inc b/src/mainboard/supermicro/x6dhe_g2/Makefile.inc new file mode 100644 index 0000000000..e697040c94 --- /dev/null +++ b/src/mainboard/supermicro/x6dhe_g2/Makefile.inc @@ -0,0 +1,24 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2009 Uwe Hermann +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +ROMCCFLAGS=-mcpu=p4 -O2 + +include $(src)/mainboard/Makefile.romccboard.inc + diff --git a/src/mainboard/supermicro/x6dhr_ig/Kconfig b/src/mainboard/supermicro/x6dhr_ig/Kconfig new file mode 100644 index 0000000000..32a8183d46 --- /dev/null +++ b/src/mainboard/supermicro/x6dhr_ig/Kconfig @@ -0,0 +1,54 @@ +config BOARD_SUPERMICRO_X6DHR_IG + bool "X6DHR-IG" + select ARCH_X86 + select CPU_INTEL_SOCKET_MPGA604 + select NORTHBRIDGE_INTEL_E7520 + select SOUTHBRIDGE_INTEL_I82801ER + select SOUTHBRIDGE_INTEL_PXHD + select SUPERIO_WINBOND_W83627HF + select PIRQ_TABLE + +config MAINBOARD_DIR + string + default supermicro/x6dhr_ig + depends on BOARD_SUPERMICRO_X6DHR_IG + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_X6DHR_IG + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_X6DHR_IG + +config MAINBOARD_PART_NUMBER + string + default "X6DHR_IG" + depends on BOARD_SUPERMICRO_X6DHR_IG + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x15d9 + depends on BOARD_SUPERMICRO_X6DHR_IG + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x6780 + depends on BOARD_SUPERMICRO_X6DHR_IG + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_X6DHR_IG + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_X6DHR_IG + +config IRQ_SLOT_COUNT + int + default 15 + depends on BOARD_SUPERMICRO_X6DHR_IG diff --git a/src/mainboard/supermicro/x6dhr_ig/Makefile.inc b/src/mainboard/supermicro/x6dhr_ig/Makefile.inc new file mode 100644 index 0000000000..e697040c94 --- /dev/null +++ b/src/mainboard/supermicro/x6dhr_ig/Makefile.inc @@ -0,0 +1,24 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2009 Uwe Hermann +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +ROMCCFLAGS=-mcpu=p4 -O2 + +include $(src)/mainboard/Makefile.romccboard.inc + diff --git a/src/mainboard/supermicro/x6dhr_ig2/Kconfig b/src/mainboard/supermicro/x6dhr_ig2/Kconfig new file mode 100644 index 0000000000..eee564050e --- /dev/null +++ b/src/mainboard/supermicro/x6dhr_ig2/Kconfig @@ -0,0 +1,54 @@ +config BOARD_SUPERMICRO_X6DHR_IG2 + bool "X6DHR-IG" + select ARCH_X86 + select CPU_INTEL_SOCKET_MPGA604 + select NORTHBRIDGE_INTEL_E7520 + select SOUTHBRIDGE_INTEL_I82801ER + select SOUTHBRIDGE_INTEL_PXHD + select SUPERIO_WINBOND_W83627HF + select PIRQ_TABLE + +config MAINBOARD_DIR + string + default supermicro/x6dhr_ig2 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config LB_CKS_RANGE_END + int + default 122 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config LB_CKS_LOC + int + default 123 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config MAINBOARD_PART_NUMBER + string + default "X6DHR_IG2" + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID + hex + default 0x15d9 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID + hex + default 0x6780 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config MAX_CPUS + int + default 4 + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config USE_INIT + bool + default n + depends on BOARD_SUPERMICRO_X6DHR_IG2 + +config IRQ_SLOT_COUNT + int + default 15 + depends on BOARD_SUPERMICRO_X6DHR_IG2 diff --git a/src/mainboard/supermicro/x6dhr_ig2/Makefile.inc b/src/mainboard/supermicro/x6dhr_ig2/Makefile.inc new file mode 100644 index 0000000000..e697040c94 --- /dev/null +++ b/src/mainboard/supermicro/x6dhr_ig2/Makefile.inc @@ -0,0 +1,24 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2009 Uwe Hermann +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; either version 2 of the License, or +## (at your option) any later version. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## + +ROMCCFLAGS=-mcpu=p4 -O2 + +include $(src)/mainboard/Makefile.romccboard.inc + -- cgit v1.2.3