From 049347fee0e25c87c3f60b125ee5e03109429fb0 Mon Sep 17 00:00:00 2001 From: Arthur Heymans Date: Fri, 12 May 2017 11:54:08 +0200 Subject: nb/intel/gm45: Add romstage timestamps MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Change-Id: I558e6c63caf95ec5279ec5a866b54fb199116469 Signed-off-by: Arthur Heymans Reviewed-on: https://review.coreboot.org/19678 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel Reviewed-by: Philippe Mathieu-Daudé Reviewed-by: Patrick Rudolph --- src/northbridge/intel/gm45/raminit.c | 4 ++++ 1 file changed, 4 insertions(+) (limited to 'src/northbridge/intel/gm45/raminit.c') diff --git a/src/northbridge/intel/gm45/raminit.c b/src/northbridge/intel/gm45/raminit.c index 30e9297a06..d2da3b02ab 100644 --- a/src/northbridge/intel/gm45/raminit.c +++ b/src/northbridge/intel/gm45/raminit.c @@ -25,6 +25,7 @@ #include #include #include +#include #include "gm45.h" #include "chip.h" @@ -1713,6 +1714,7 @@ void raminit(sysinfo_t *const sysinfo, const int s3resume) int ch; u8 reg8; + timestamp_add_now(TS_BEFORE_INITRAM); /* Wait for some bit, maybe TXT clear. */ if (sysinfo->txt_enabled) { @@ -1825,4 +1827,6 @@ void raminit(sysinfo_t *const sysinfo, const int s3resume) raminit_thermal(sysinfo); init_igd(sysinfo); + + timestamp_add_now(TS_AFTER_INITRAM); } -- cgit v1.2.3