From fa7cc7823a996d7ccfae754b269412c6b807744d Mon Sep 17 00:00:00 2001 From: Subrata Banik Date: Mon, 27 Nov 2017 18:23:36 +0530 Subject: soc/intel/common/block: Add Intel common Graphics controller support SoC need to select specific macros to compile common graphics code. Change-Id: Idbc73854ce9fc21a8a3e3663a98e01fc94d5a5e4 Signed-off-by: Subrata Banik Reviewed-on: https://review.coreboot.org/22614 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh Reviewed-by: Aaron Durbin --- .../common/block/include/intelblocks/graphics.h | 54 ++++++++++++++++++++++ 1 file changed, 54 insertions(+) create mode 100644 src/soc/intel/common/block/include/intelblocks/graphics.h (limited to 'src/soc/intel/common/block/include/intelblocks') diff --git a/src/soc/intel/common/block/include/intelblocks/graphics.h b/src/soc/intel/common/block/include/intelblocks/graphics.h new file mode 100644 index 0000000000..f489e27a7b --- /dev/null +++ b/src/soc/intel/common/block/include/intelblocks/graphics.h @@ -0,0 +1,54 @@ +/* + * This file is part of the coreboot project. + * + * Copyright 2017 Intel Corporation. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef SOC_INTEL_COMMON_BLOCK_GRAPHICS_H +#define SOC_INTEL_COMMON_BLOCK_GRAPHICS_H + +#include + +/* + * SoC overrides + * + * All new SoC must implement below functionality. + */ + +/* + * Perform Graphics Initialization in ramstage + * Input: + * struct device *dev: device structure + */ +void graphics_soc_init(struct device *dev); + +/* + * Write ASL entry for Graphics opregion + * Input: + * device_t device: device structure + * current: start address of graphics opregion + * rsdp: pointer to RSDT (and XSDT) structure + * + * Output: + * End address of graphics opregion so that the called + * can use the same for future calls to write_acpi_tables + */ +uintptr_t graphics_soc_write_acpi_opregion(struct device *device, + uintptr_t current, struct acpi_rsdp *rsdp); + +/* Graphics MMIO register read/write APIs */ +uint32_t graphics_gtt_read(unsigned long reg); +void graphics_gtt_write(unsigned long reg, uint32_t data); +void graphics_gtt_rmw(unsigned long reg, uint32_t andmask, uint32_t ormask); +uintptr_t graphics_get_memory_base(void); + +#endif /* SOC_INTEL_COMMON_BLOCK_GRAPHICS_H */ -- cgit v1.2.3