From 3dd7d84c7c2e98eba8e5a6580a481ef7a8e5f89b Mon Sep 17 00:00:00 2001 From: Lijian Zhao Date: Wed, 7 Feb 2018 17:00:41 -0800 Subject: mainboard/google/meowth: Enable ECT again Previously ECT was disabled in commit 22401, on D0 stepping system and FSP version 7.x.20.52, disabling ECT will cause memory training failure and the system is stuck at post code 00D5h. BUG=b.72473063 TEST=Apply patch and build coreboot image, flash into meowth P0 system with D0 stepping silicon installed, system can pass memory training and boot up into OS. Change-Id: I7dd0a7dfe2993ad9cfaf00050175e5a47468b471 Signed-off-by: Lijian Zhao Reviewed-on: https://review.coreboot.org/23645 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin Reviewed-by: Nick Vaccaro --- src/mainboard/google/zoombini/variants/meowth/memory.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) (limited to 'src') diff --git a/src/mainboard/google/zoombini/variants/meowth/memory.c b/src/mainboard/google/zoombini/variants/meowth/memory.c index 7c2fa20441..c72ffeab4f 100644 --- a/src/mainboard/google/zoombini/variants/meowth/memory.c +++ b/src/mainboard/google/zoombini/variants/meowth/memory.c @@ -82,8 +82,8 @@ static const struct lpddr4_cfg meowth_lpddr4_cfg = { /* Meowth is a non-interleaved design */ .dq_pins_interleaved = 0, - /* Disable Early Command Training */ - .ect = 0, + /* Enable Early Command Training */ + .ect = 1, }; const struct lpddr4_cfg *variant_lpddr4_config(void) -- cgit v1.2.3