/src/soc/intel/baytrail/romstage/
../
Makefile.inc
cache_as_ram.inc
raminit.c
romstage.c
uart.c