/* $NoKeywords:$ */ /** * @file * * Topology interface definitions. * * Contains AMD AGESA internal interface for topology related data which * is consumed by code other than HyperTransport init (and produced by * HyperTransport init.) * * @xrefitem bom "File Content Label" "Release Content" * @e project: AGESA * @e sub-project: Core * @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $ */ /***************************************************************************** * * Copyright 2008 - 2012 ADVANCED MICRO DEVICES, INC. All Rights Reserved. * * AMD is granting you permission to use this software (the Materials) * pursuant to the terms and conditions of your Software License Agreement * with AMD. This header does *NOT* give you permission to use the Materials * or any rights under AMD's intellectual property. Your use of any portion * of these Materials shall constitute your acceptance of those terms and * conditions. If you do not agree to the terms and conditions of the Software * License Agreement, please do not use any portion of these Materials. * * CONFIDENTIALITY: The Materials and all other information, identified as * confidential and provided to you by AMD shall be kept confidential in * accordance with the terms and conditions of the Software License Agreement. * * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION * PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE, * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE. * IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE, * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER * RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF * THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, * THE ABOVE LIMITATION MAY NOT APPLY TO YOU. * * AMD does not assume any responsibility for any errors which may appear in * the Materials or any other related information provided to you by AMD, or * result from use of the Materials or any related information. * * You agree that you will not reverse engineer or decompile the Materials. * * NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any * further information, software, technical information, know-how, or show-how * available to you. Additionally, AMD retains the right to modify the * Materials at any time, without notice, and is not obligated to provide such * modified Materials to you. * * U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with * "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is * subject to the restrictions as set forth in FAR 52.227-14 and * DFAR252.227-7013, et seq., or its successor. Use of the Materials by the * Government constitutes acknowledgement of AMD's proprietary rights in them. * * EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any * direct product thereof will be exported directly or indirectly, into any * country prohibited by the United States Export Administration Act and the * regulations thereunder, without the required authorization from the U.S. * government nor will be used for any purpose prohibited by the same. * ***************************************************************************/ #ifndef _TOPOLOGY_H_ #define _TOPOLOGY_H_ // Defines for limiting data structure maximum allocation and limit checking. #define MAX_NODES 8 #define MAX_SOCKETS MAX_NODES #define MAX_DIES 2 // Defines useful with package link #define HT_LIST_MATCH_INTERNAL_LINK_0 0xFA #define HT_LIST_MATCH_INTERNAL_LINK_1 0xFB #define HT_LIST_MATCH_INTERNAL_LINK_2 0xFC /** * Hop Count Table. * This is a heap data structure. The Hops array is filled as a size x size matrix. * The unused space, if any, is all at the end. */ typedef struct { UINT8 Size; ///< The row and column size of actual hop count data */ UINT8 Hops[MAX_NODES * MAX_NODES]; ///< Room for a dynamic two dimensional array of [size][size] */ } HOP_COUNT_TABLE; /** * Socket and Module to Node Map Item. * Provide the Node Id and core id range for each module in each processor. */ typedef struct { UINT8 Node; ///< The module's Node id. UINT8 LowCore; ///< The lowest processor core id for this module. UINT8 HighCore; ///< The highest processor core id for this module. UINT8 EnabledComputeUnits; ///< The value of Enabled for this processor module. UINT8 DualCoreComputeUnits; ///< The value of DualCore for this processor module. } SOCKET_DIE_TO_NODE_ITEM; /** * Socket and Module to Node Map. * This type is a pointer to the actual map, it can be used for a struct item or * for typecasting a heap buffer pointer. */ typedef SOCKET_DIE_TO_NODE_ITEM (*SOCKET_DIE_TO_NODE_MAP)[MAX_SOCKETS][MAX_DIES]; /** * Node id to Socket Die Map Item. */ typedef struct { UINT8 Socket; ///< socket of the processor containing the Node. UINT8 Die; ///< the module in the processor which is Node. } NODE_TO_SOCKET_DIE_ITEM; /** * Node id to Socket Die Map. */ typedef NODE_TO_SOCKET_DIE_ITEM (*NODE_TO_SOCKET_DIE_MAP)[MAX_NODES]; /** * Provide AP core with socket and node context at start up. * This information is posted to the AP cores using a register as a mailbox. */ typedef struct { UINT32 Node:4; ///< The node id of Core's node. UINT32 Socket:4; ///< The socket of this Core's node. UINT32 Module:2; ///< The internal module number for Core's node. UINT32 ModuleType:2; ///< Single Module = 0, Multi-module = 1. UINT32 :20; ///< Reserved } AP_MAIL_INFO_FIELDS; /** * AP info fields can be written and read to a register. */ typedef union { UINT32 Info; ///< Just a number for register access, or opaque passing. AP_MAIL_INFO_FIELDS Fields; ///< access to the info fields. } AP_MAIL_INFO; /** * Provide AP core with system degree and system core number at start up. * This information is posted to the AP cores using a register as a mailbox. */ typedef struct { UINT32 SystemDegree:3; ///< The number of connected links UINT32 :3; ///< Reserved UINT32 HeapIndex:6; ///< The zero-based system core number UINT32 :20; ///< Reserved } AP_MAIL_EXT_INFO_FIELDS; /** * AP info fields can be written and read to a register. */ typedef union { UINT32 Info; ///< Just a number for register access, or opaque passing. AP_MAIL_EXT_INFO_FIELDS Fields; ///< access to the info fields. } AP_MAIL_EXT_INFO; /** * AP Info mailbox set. */ typedef struct { AP_MAIL_INFO ApMailInfo; ///< The AP mail info AP_MAIL_EXT_INFO ApMailExtInfo; ///< The extended AP mail info } AP_MAILBOXES; /** * Provide a northbridge to package mapping for link assignments. * */ typedef struct { UINT8 Link; ///< The Node's link UINT8 Module; ///< The internal module position of Node UINT8 PackageLink; ///< The corresponding package link } PACKAGE_HTLINK_MAP_ITEM; /** * A Processor's complete set of link assignments */ typedef PACKAGE_HTLINK_MAP_ITEM (*PACKAGE_HTLINK_MAP)[]; #endif // _TOPOLOGY_H_