summaryrefslogtreecommitdiff
path: root/payloads/libpayload/drivers/usb/usbinit.c
blob: 74358bb20f5ce175470bd0b378ad7ef410323c4a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
/*
 * This file is part of the libpayload project.
 *
 * Copyright (C) 2008-2010 coresystems GmbH
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include <libpayload-config.h>
#include <usb/usb.h>
#include "uhci.h"
#include "ohci.h"
#include "ehci.h"
#include "xhci.h"
#include <usb/usbdisk.h>

/**
 * Initializes USB controller attached to PCI
 *
 * @param bus PCI bus number
 * @param dev PCI device id at bus
 * @param func function id of the controller
 */
static int usb_controller_initialize(int bus, int dev, int func)
{
	u32 class;
	u32 devclass;
	u32 prog_if;
	pcidev_t addr;
	u32 pciid;

	addr = PCI_DEV (bus, dev, func);
	class = pci_read_config32(addr, 8);
	pciid = pci_read_config32(addr, 0);

	devclass = class >> 16;
	prog_if = (class >> 8) & 0xff;

	/* enable busmaster */
#define PCI_COMMAND 4
#define PCI_COMMAND_MASTER 4
	if (devclass == 0xc03) {
		u32 pci_command;

		pci_command = pci_read_config32(addr, PCI_COMMAND);
		pci_command |= PCI_COMMAND_MASTER;
		pci_write_config32(addr, PCI_COMMAND, pci_command);

		usb_debug("%02x:%02x.%x %04x:%04x.%d ", bus, dev, func,
			pciid >> 16, pciid & 0xFFFF, func);
		switch (prog_if) {
		case 0x00:
#ifdef CONFIG_USB_UHCI
			usb_debug("UHCI controller\n");
			uhci_init (addr);
#else
			usb_debug("UHCI controller (not supported)\n");
#endif
			break;

		case 0x10:
#ifdef CONFIG_USB_OHCI
			usb_debug("OHCI controller\n");
			ohci_init(addr);
#else
			usb_debug("OHCI controller (not supported)\n");
#endif
			break;

		case 0x20:
#ifdef CONFIG_USB_EHCI
			usb_debug("EHCI controller\n");
			ehci_init(addr);
#else
			usb_debug("EHCI controller (not supported)\n");
#endif
			break;

		case 0x30:
#ifdef CONFIG_USB_XHCI
			usb_debug("xHCI controller\n");
			xhci_init(addr);
#else
			usb_debug("xHCI controller (not supported)\n");
#endif
			break;

		default:
			usb_debug("unknown controller %x not supported\n",
			       prog_if);
			break;
		}
	}

	return 0;
}

static void usb_scan_pci_bus(int bus)
{
	int dev, func;
	for (dev = 0; dev < 32; dev++) {
		u8 header_type;
		pcidev_t addr = PCI_DEV(bus, dev, 0);
		/* Check if there's a device here at all. */
		if (pci_read_config32(addr, REG_VENDOR_ID) == 0xffffffff)
			continue;
		header_type = pci_read_config8(addr, REG_HEADER_TYPE);
		/* If this is a bridge, scan the bus on the other side. */
		if ((header_type & ~HEADER_TYPE_MULTIFUNCTION) ==
				HEADER_TYPE_BRIDGE) {
			int sub_bus =
				pci_read_config8(addr, REG_SECONDARY_BUS);
			usb_scan_pci_bus(sub_bus);
			continue;
		}
		/*
		 * EHCI is defined by standards to be at a higher function
		 * than the USB1 controllers. We don't want to init USB1 +
		 * devices just to "steal" those for USB2, so make sure USB2
		 * comes first.
		 */
		/* Check for a multifunction device. */
		if (header_type & HEADER_TYPE_MULTIFUNCTION)
			for (func = 7; func > 0; func--)
				usb_controller_initialize(bus, dev, func);
		/* Initialize function 0. */
		usb_controller_initialize(bus, dev, 0);
	}
}

/**
 * Initialize all USB controllers attached to PCI.
 */
int usb_initialize(void)
{
	usb_scan_pci_bus(0);
	return 0;
}