blob: a79df692031d6c9baa667483bd96789c8cccd058 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/* SPDX-License-Identifier: BSD-3-Clause */
/* This file is part of the coreboot project. */
/*
* cache.c: Cache maintenance routines for ARMv7-A and ARMv7-R
*
* Reference: ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition
*/
#include <stdint.h>
#include <arch/cache.h>
void tlb_invalidate_all(void)
{
}
void dcache_clean_all(void)
{
}
void dcache_clean_invalidate_all(void)
{
}
void dcache_invalidate_all(void)
{
}
unsigned int dcache_line_bytes(void)
{
/*
* TODO: Implement this correctly. For now we just return a
* reasonable value. It was added during Nyan development and
* may be used in bootblock code. It matters only if dcache is
* turned on.
*/
return 64;
}
void dcache_clean_by_mva(void const *addr, size_t len)
{
}
void dcache_clean_invalidate_by_mva(void const *addr, size_t len)
{
}
void dcache_invalidate_by_mva(void const *addr, size_t len)
{
}
void dcache_mmu_disable(void)
{
}
void dcache_mmu_enable(void)
{
}
void cache_sync_instructions(void)
{
}
|
