src/cpu/intel/model_2065x/finalize.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

/* SPDX-License-Identifier: GPL-2.0-only */

#include <types.h>
#include <arch/cpu.h>
#include <cpu/x86/msr.h>
#include <cpu/intel/speedstep.h>
#include "model_2065x.h"

/* MSR Documentation based on
 * "Sandy Bridge Processor Family BIOS Writer's Guide (BWG)"
 * Document Number 504790
 * Revision 1.6.0, June 2012 */

void intel_model_2065x_finalize_smm(void)
{
	/* Lock C-State MSR */
	msr_set(MSR_PKG_CST_CONFIG_CONTROL, BIT(15));

	/* Lock AES-NI only if supported */
	if (cpuid_ecx(1) & (1 << 25))
		msr_set(MSR_FEATURE_CONFIG, BIT(0));

	/* Lock TM interrupts - route thermal events to all processors */
	msr_set(MSR_MISC_PWR_MGMT, BIT(22));
}