Config.lb « p5 « cpu « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/cpu/p5/Config.lb

blob: 9d1d7f2a64bfcd2b6ad74f0f2fe1e49c3cb6d537 (plain)

default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2=0
option i586=1
object cpuid.o
if CONFIG_UDELAY_TSC object delay_tsc.o  end
#object tsc.o