p6 « cpu « src - coreboot - Some coreboot project code with my work

index : coreboot

Some coreboot project code with my work

vimacs

summary refs log tree commit diff

path: root/src/cpu/p6

Mode	Name	Size
-rw-r--r--	Config.lb	92	log plain
-rw-r--r--	mtrr.c	10231	log plain

generated by cgit v1.2.3 (git 2.25.1) at 2024-09-19 19:06:40 +0000