summaryrefslogtreecommitdiff
path: root/src/cpu/x86/Kconfig
blob: c10dd1579fd6e1448e0518d51a4c58c33a0459ef (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
config SERIAL_CPU_INIT
	bool
	default y

config UDELAY_IO
	bool
	default y if !UDELAY_LAPIC && !UDELAY_TSC && !UDELAY_TIMER2
	default n

config UDELAY_LAPIC
	bool
	default n

config LAPIC_MONOTONIC_TIMER
	def_bool n
	depends on UDELAY_LAPIC
	select HAVE_MONOTONIC_TIMER
	help
	  Expose monotonic time using the local apic.

config UDELAY_LAPIC_FIXED_FSB
	int

config UDELAY_TSC
	bool
	default n

config TSC_CONSTANT_RATE
	def_bool n
	depends on UDELAY_TSC
	help
	  This option asserts that the TSC ticks at a known constant rate.
	  Therefore, no TSC calibration is required.

config TSC_MONOTONIC_TIMER
	def_bool n
	depends on UDELAY_TSC
	select HAVE_MONOTONIC_TIMER
	help
	  Expose monotonic time using the TSC.

config UDELAY_TIMER2
	bool
	default n

config TSC_CALIBRATE_WITH_IO
	bool
	default n

config TSC_SYNC_LFENCE
	bool
	default n
	help
	  The CPU driver should select this if the CPU needs
	  to execute an lfence instruction in order to synchronize
	  rdtsc. This is true for all modern AMD CPUs.

config TSC_SYNC_MFENCE
	bool
	default n
	help
	  The CPU driver should select this if the CPU needs
	  to execute an mfence instruction in order to synchronize
	  rdtsc. This is true for all modern Intel CPUs.

config XIP_ROM_SIZE
	hex
	default ROM_SIZE if ROMCC
	default 0x10000

config CPU_ADDR_BITS
	int
	default 36

config LOGICAL_CPUS
	bool
	default y

config CACHE_ROM
	bool "Allow for caching system ROM."
	default n
	help
	 When selected a variable range MTRR is allocated for coreboot and
	 the bootloader enables caching of the system ROM for faster access.

config SMM_TSEG
	bool
	default n

config SMM_TSEG_SIZE
	hex
	default 0

config SMM_MODULES
	bool
	default n
	depends on HAVE_SMI_HANDLER
	select RELOCATABLE_MODULES
	help
	 If SMM_MODULES is selected then SMM handlers are built as modules.
	 A SMM stub along with a SMM loader/relocator. All the handlers are
	 written in C with stub being the only assembly.

config SMM_MODULE_HEAP_SIZE
	hex
	default 0x4000
	depends on SMM_MODULES
	help
	  This option determines the size of the heap within the SMM handler
	  modules.

config X86_AMD_FIXED_MTRRS
	bool
	default n
	help
	  This option informs the MTRR code to use the RdMem and WrMem fields
	  in the fixed MTRR MSRs.

config CAR_MIGRATION
	def_bool n
	depends on DYNAMIC_CBMEM || EARLY_CBMEM_INIT
	help
	  Migrate the cache-as-ram variables to CBMEM once CBMEM is set up
	  in romstage. This option is only needed if one will be doing more
	  work in romstage after the cache-as-ram is torn down aside from
	  loading ramstage.