cache « x86 « cpu « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/cpu/x86/cache

Mode	Name	Size
-rw-r--r--	Config.lb	15	log plain
-rw-r--r--	cache.c	159	log plain