cache_as_ram.lds « car « x86 « cpu « src - coreboot - Some coreboot project code with my work

summary refs log tree commit diff

path: root/src/cpu/x86/car/cache_as_ram.lds

blob: 7f1b373dba2c1ceb5458bbe949c9b0a350b027d6 (plain)

SECTIONS {
	.init . : {
		_init = .;
		*(.init.text);
		*(.init.rodata);
		*(.init.rodata.*);
		. = ALIGN(16);
		_einit = .;
	}

}