index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
device
/
dram
/
Makefile.inc
blob: 05f440b3b76391761b4ee7185d97aad0911aca92 (
plain
)
1
romstage-$(CONFIG_SPD_CACHE) += spd_cache.c ddr3.c
