index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
device
/
dram
/
Makefile.inc
blob: f397a534f296a7d72d4dad62f88c34b23c7d52d4 (
plain
)
1
romstage-y += ddr4.c ddr3.c ddr2.c ddr_common.c
