blob: e8aeac3533efa0a1e0c0b455d4ab3d411b1da1c2 (
plain)
1
2
3
4
5
6
7
8
|
##
## This file is part of the coreboot project.
##
## SPDX-License-Identifier: GPL-2.0-only
ramstage-$(CONFIG_PCI_OPTION_ROM_RUN_REALMODE) += x86.c
ramstage-$(CONFIG_PCI_OPTION_ROM_RUN_REALMODE) += x86_asm.S
ramstage-$(CONFIG_PCI_OPTION_ROM_RUN_REALMODE) += x86_interrupts.c
|
