blob: a001c9345f5290f1cbb8142bbb19023acbea98f4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
#ifndef _CPU_AMD_CAR_H
#define _CPU_AMD_CAR_H
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx);
void done_cache_as_ram_main(void);
void post_cache_as_ram(void);
void cache_as_ram_switch_stack(void *resume_backup_memory);
void cache_as_ram_new_stack(void *resume_backup_memory);
#if CONFIG_CPU_AMD_AGESA
void disable_cache_as_ram(void);
#endif
#endif
|
