blob: a81d13536328b8226b0e7a846f701ab1efe6c928 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
#romstage-y += reset.c #FIXME romstage have include test_rest.c
romstage-y += pmio.c
ramstage-y += reset.c
ramstage-y += pmio.c
#SB800 CIMx share AGESA V5 lib code
ifneq ($(CONFIG_AMD_AGESA),y)
romstage-y += ../../../vendorcode/amd/agesa/f14/Lib/amdlib.c
ramstage-y += ../../../vendorcode/amd/agesa/f14/Lib/amdlib.c
AGESA_INC := -Isrc/vendorcode/amd/agesa/f14/ \
-Isrc/vendorcode/amd/agesa/f14/Include \
-Isrc/vendorcode/amd/agesa/f14/Proc/IDS/ \
-Isrc/vendorcode/amd/agesa/f14/Proc/CPU/ \
-Isrc/vendorcode/amd/agesa/f14/Proc/CPU/Family
CFLAGS += $(AGESA_INC)
endif
|
