summaryrefslogtreecommitdiff
path: root/src/mainboard/agami/aruma/mptable.c
blob: b598a795248777f788ad701fbc1c74e53dc2e10d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
#include <console/console.h>
#include <arch/smp/mpspec.h>
#include <cpu/x86/lapic.h>
#include <device/pci.h>
#include <string.h>
#include <stdint.h>

#define WRITE_IOAPIC(bus,device,fn,id,version)		\
do {							\
	device_t dev;					\
	struct resource *res;				\
	dev = dev_find_slot(bus, PCI_DEVFN(device,fn));	\
	if (!dev) break;				\
	res = find_resource(dev, PCI_BASE_ADDRESS_0);	\
	if (!res) break;				\
	smp_write_ioapic(mc, id, version, res->base);	\
} while(0);

unsigned get_apicid_base(unsigned ioapic_num)
{
        device_t dev;
        unsigned apicid_base;

        dev = dev_find_slot(0, PCI_DEVFN(0x18,0));
        apicid_base = ((pci_read_config32(dev, 0x60)>>4) & 7) + 1;

        return apicid_base;
}


void *smp_write_config_table(void *v)
{
        static const char sig[4] = "PCMP";
        static const char oem[8] = "AGAMI   ";
        static const char productid[12] = "ARUMA       ";
        struct mp_config_table *mc;
	int i;
	unsigned apicid_base;
	unsigned char bus_isa;
	device_t dev;

        mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
        memset(mc, 0, sizeof(*mc));

        memcpy(mc->mpc_signature, sig, sizeof(sig));
        mc->mpc_length = sizeof(*mc); /* initially just the header */
        mc->mpc_spec = 0x04;
        mc->mpc_checksum = 0; /* not yet computed */
        memcpy(mc->mpc_oem, oem, sizeof(oem));
        memcpy(mc->mpc_productid, productid, sizeof(productid));
        mc->mpc_oemptr = 0;
        mc->mpc_oemsize = 0;
        mc->mpc_entry_count = 0; /* No entries yet... */
        mc->mpc_lapic = LAPIC_ADDR;
        mc->mpe_length = 0;
        mc->mpe_checksum = 0;
        mc->reserved = 0;

        smp_write_processors(mc);
	
	/* Write busses */
	bus_isa=22; // ISA
	for (i=0; i<bus_isa; i++)
		smp_write_bus(mc, i, "PCI   ");
	smp_write_bus(mc, bus_isa, "ISA   ");

	/* enable ext_apic_id */
#if 1
	apicid_base = 1;
#else	
	apicid_base = get_apicid_base(15);
        if(lapicid()>=0x10) { 
		apicid_base = 0; 
	}
#endif

	printk_info("APIC ID BASE=0x%x\n",apicid_base);

	/* I/O APICs */
	smp_write_ioapic(mc, apicid_base, 0x11, 0xfec00000); // 8111 IOAPIC
	/* Write all 8131 IOAPICs */
	/* (8131: bus, dev, fn) , id, version */
	WRITE_IOAPIC(0x01,1,1, apicid_base+1, 0x11);
	WRITE_IOAPIC(0x01,2,1, apicid_base+2, 0x11);
	WRITE_IOAPIC(0x05,1,1, apicid_base+3, 0x11);
	WRITE_IOAPIC(0x05,2,1, apicid_base+4, 0x11);
	WRITE_IOAPIC(0x05,3,1, apicid_base+5, 0x11);
	WRITE_IOAPIC(0x05,4,1, apicid_base+6, 0x11);
	WRITE_IOAPIC(0x0c,1,1, apicid_base+7, 0x11);
	WRITE_IOAPIC(0x0c,2,1, apicid_base+8, 0x11);
	WRITE_IOAPIC(0x0c,3,1, apicid_base+9, 0x11);
	WRITE_IOAPIC(0x0c,4,1, apicid_base+10, 0x11);
	WRITE_IOAPIC(0x11,1,1, apicid_base+11, 0x11);
	WRITE_IOAPIC(0x11,2,1, apicid_base+12, 0x11);
	WRITE_IOAPIC(0x11,3,1, apicid_base+13, 0x11);
	WRITE_IOAPIC(0x11,4,1, apicid_base+14, 0x11);
	
	/*I/O Ints:	Type	Polarity    Trigger	Bus ID	 IRQ	APIC ID	PIN# */	
	smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_base, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x1, apicid_base, 0x1);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_base, 0x2);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x3, apicid_base, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x4, apicid_base, 0x4);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x6, apicid_base, 0x6);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x7, apicid_base, 0x7);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x8, apicid_base, 0x8);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xc, apicid_base, 0xc);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xd, apicid_base, 0xd);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xe, apicid_base, 0xe);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xf, apicid_base, 0xf);

	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 1, (4<<2)|0, apicid_base, 0x13);
	
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x1, 0x1f, apicid_base, 0x13);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x4, 0x03, apicid_base, 0x13);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x4, 0x10, apicid_base, 0x10);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x4, 0x14, apicid_base, 0x11);
	
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x10, 0x5, 0x1);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x11, 0x5, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x14, 0x5, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x15, 0x5, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x18, 0x5, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xb, 0x19, 0x5, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xa, 0x8, 0x5, 0x2);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xa, 0x9, 0x5, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x10, 0x6, 0x1);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x11, 0x6, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x14, 0x6, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x15, 0x6, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x18, 0x6, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x9, 0x19, 0x6, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x8, 0x8, 0x6, 0x2);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x8, 0x9, 0x6, 0x3);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xd, 0x4, 0x7, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xd, 0x8, 0x7, 0x1);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xe, 0x4, 0x8, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0xf, 0x4, 0x9, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x12, 0x4, 0xb, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x12, 0x8, 0xb, 0x1);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x13, 0x4, 0xc, 0x0);
	smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, 0x14, 0x4, 0xd, 0x0);
	
	/*Local Ints:	Type	Polarity    Trigger	Bus ID	 IRQ	APIC ID	PIN#*/
	smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x0);
	smp_write_intsrc(mc, mp_NMI, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x1);

	/*
	MP Config Extended Table Entries:
	  --
	  System Address Space
	   bus ID: 0 address type: I/O address
	   address base: 0x9000
	   address range: 0x2000
	  --
	  System Address Space
	   bus ID: 0 address type: I/O address
	   address base: 0x0
	   address range: 0x100
	  --
	  System Address Space
	   bus ID: 0 address type: memory address
	   address base: 0xa0000
	   address range: 0x20000
	  --
	  System Address Space
	   bus ID: 0 address type: memory address
	   address base: 0xaed00000
	   address range: 0x2200000
	  --
	  System Address Space
	   bus ID: 0 address type: prefetch address
	   address base: 0xb0f00000
	   address range: 0x100000
	  --
	  System Address Space
	   bus ID: 4 address type: I/O address
	   address base: 0xb000
	   address range: 0x2000
	  --
	  System Address Space
	   bus ID: 4 address type: memory address
	   address base: 0xb1000000
	   address range: 0x700000
	  --
	  System Address Space
	   bus ID: 4 address type: prefetch address
	   address base: 0xb1700000
	   address range: 0x500000
	  --
	  System Address Space
	   bus ID: 11 address type: memory address
	   address base: 0xb1c00000
	   address range: 0x400000
	  --
	  System Address Space
	   bus ID: 11 address type: prefetch address
	   address base: 0xb2000000
	   address range: 0x2400000
	  --
	  System Address Space
	   bus ID: 16 address type: memory address
	   address base: 0xb4400000
	   address range: 0x400000
	  --
	  System Address Space
	   bus ID: 16 address type: prefetch address
	   address base: 0xb4800000
	   address range: 0x4a400000
	  --
	  Bus Heirarchy
	   bus ID: 21 bus info: 0x01 parent bus ID: 0--
	  Compatibility Bus Address
	   bus ID: 0 address modifier: add
	   predefined range: 0x00000000--
	  Compatibility Bus Address
	   bus ID: 4 address modifier: subtract
	   predefined range: 0x00000000--
	  Compatibility Bus Address
	   bus ID: 11 address modifier: subtract
	   predefined range: 0x00000000--
	  Compatibility Bus Address
	   bus ID: 16 address modifier: subtract
	   predefined range: 0x00000000--
	  Compatibility Bus Address
	   bus ID: 0 address modifier: add
	   predefined range: 0x00000001--
	  Compatibility Bus Address
	   bus ID: 4 address modifier: subtract
	   predefined range: 0x00000001--
	  Compatibility Bus Address
	   bus ID: 11 address modifier: subtract
	   predefined range: 0x00000001--
	  Compatibility Bus Address
	   bus ID: 16 address modifier: subtract
	   predefined range: 0x00000001	
	*/
	
	/* There is no extension information... */
	  
	/* Compute the checksums */
	mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
	mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
	printk_debug("Wrote the mp table end at: %p - %p\n",
		mc, smp_next_mpe_entry(mc));
	return smp_next_mpe_entry(mc);
}

unsigned long write_smp_table(unsigned long addr)
{
	void *v;
	v = smp_write_floating_table(addr);
	return (unsigned long)smp_write_config_table(v);
}