summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/inagua/devicetree.cb
blob: 946bd5907863dcf38b9f1fc43a680c642e9d4739 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
#
# This file is part of the coreboot project.
#
# Copyright (C) 2011 Advanced Micro Devices, Inc.
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; version 2 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
chip northbridge/amd/agesa/family14/root_complex
	device cpu_cluster 0 on
		chip cpu/amd/agesa/family14
			device lapic 0 on end
		end
	end
	device domain 0 on
		subsystemid 0x1022 0x1510 inherit
		chip northbridge/amd/agesa/family14
			device pci 0.0 on end # Root Complex
			device pci 1.0 on end # Internal Graphics P2P bridge, 9802 to 9806
			device pci 1.1 on end # Internal HDMI Audio
			device pci 4.0 on  end # PCIE P2P bridge MXM lane 0
			device pci 5.0 off end # PCIE P2P bridge MXM lane 1
			device pci 6.0 on end # PCIE P2P bridge  LAN
			device pci 7.0 on end # PCIE P2P bridge  MINIPCIE SLOT1
			device pci 8.0 off end # NB/SB Link P2P bridge
		end # agesa northbridge

		chip southbridge/amd/cimx/sb800
			device pci 11.0 on end # SATA
			device pci 12.0 on end # OHCI USB 0-4
			device pci 12.2 on end # EHCI USB 0-4
			device pci 13.0 on end # OHCI USB 5-9
			device pci 13.2 on end # EHCI USB 5-9
			device pci 14.0 on end # SM
			device pci 14.1 on end # IDE    0x439c
			device pci 14.2 on end # HDA    0x4383
			device pci 14.3 on # LPC	0x439d
				chip superio/smsc/kbc1100
					device pnp 2e.7 on #  Keyboard
						io 0x60 = 0x60
						io 0x62 = 0x64
						irq 0x70 = 1
						irq 0x72 = 12
					end
				end # kbc1100
			end #LPC
			device pci 14.4 off end # PCIB 0x4384, NOTE: PCI interface pins shared with GPIO {GPIO 35:0}
			device pci 14.5 on end # OHCI FS/LS USB
			device pci 14.6 on end # Hudson-E1 GbE MAC: Broadcom BCM5785 (14E4:1699)
			device pci 15.0 on end # PCIe PortA  Express Card
			device pci 15.1 on end # PCIe PortB  NEC USB3.0
			device pci 15.2 on end # PCIe PortC  MINIPCIE SLOT2
			device pci 15.3 on end # PCIe PortD  PCIE X1 SLOT
			device pci 16.0 on end # OHCI USB 10-13
			device pci 16.2 on end # EHCI USB 10-13
			register "gpp_configuration" = "4" #1:1:1:1
			register "boot_switch_sata_ide" = "0"	# 0: boot from SATA. 1: IDE
		end	#southbridge/amd/cimx/sb800

		chip northbridge/amd/agesa/family14

			# These seem unnecessary
			device pci 18.0 on end
			device pci 18.1 on end
			device pci 18.2 on end
			device pci 18.3 on end
			device pci 18.4 on end
			device pci 18.5 on end
			device pci 18.6 on end
			device pci 18.7 on end

			register "spdAddrLookup" = "
			{
				{ {0xA0, 0xA2}, {0x00, 0x00}, }, // socket 0 - Channel 0 & 1 - 8-bit SPD addresses
			}"

		end # agesa northbridge

	end #domain
end #northbridge/amd/agesa/family14/root_complex