summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/serengeti_cheetah/Kconfig
blob: 2d2d4d172c169a7e5e362a9cf6842d9346f21182 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
if BOARD_AMD_SERENGETI_CHEETAH

config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOUTHBRIDGE_AMD_AMD8132
	select SOUTHBRIDGE_AMD_AMD8151
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_AMD8111
	select SOUTHBRIDGE_AMD_AMD8131
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select WAIT_BEFORE_CPUS_INIT
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select DRIVERS_I2C_I2CMUX

config MAINBOARD_DIR
	string
	default amd/serengeti_cheetah

config DCACHE_RAM_BASE
	hex
	default 0xc8000

config DCACHE_RAM_SIZE
	hex
	default 0x08000

config APIC_ID_OFFSET
	hex
	default 0x8

config MAINBOARD_PART_NUMBER
	string
	default "Serengeti Cheetah"

config MAX_CPUS
	int
	default 8

config MAX_PHYSICAL_CPUS
	int
	default 4

config MEM_TRAIN_SEQ
	int
	default 1

config HT_CHAIN_END_UNITID_BASE
	hex
	default 0x6

config HT_CHAIN_UNITID_BASE
	hex
	default 0xa

config IRQ_SLOT_COUNT
	int
	default 11

endif # BOARD_AMD_SERENGETI_CHEETAH