blob: c3025d157a3ea6d561211dd5f7d4c2bb898620e2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
if BOARD_AOPEN_DXPLPLUSU
config BOARD_SPECIFIC_OPTIONS # dummy
def_bool y
select ARCH_X86
select CPU_INTEL_SOCKET_MPGA604
select NORTHBRIDGE_INTEL_E7505
select SOUTHBRIDGE_INTEL_I82870
select SOUTHBRIDGE_INTEL_I82801DX
select SUPERIO_SMSC_LPC47M10X
select ROMCC
select HAVE_HARD_RESET
# select HAVE_PIRQ_TABLE
# select PIRQ_ROUTE
select UDELAY_TSC
select HAVE_ACPI_TABLES
select BOARD_ROMSIZE_KB_512
config MAINBOARD_DIR
string
default aopen/dxplplusu
config MAINBOARD_PART_NUMBER
string
default "DXPL Plus-U"
config DCACHE_RAM_BASE
hex
default 0xcf000
config DCACHE_RAM_SIZE
hex
default 0x1000
config IRQ_SLOT_COUNT
int
default 12
config BOARD_HAS_FADT
bool
default y
config LOGICAL_CPUS
bool
default n
config MAX_CPUS
int
default 4
config MAX_PHYSICAL_CPUS
int
default 2
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
hex
default 0x0
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
hex
default 0x0
endif # BOARD_AOPEN_DXPLPLUSU
|
