summaryrefslogtreecommitdiff
path: root/src/mainboard/cavium/cn8100_sff_evb/devicetree.cb
blob: d0e2dfaafe8f735030d32df1346921583d0b39a7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
##
## This file is part of the coreboot project.
##
##
## SPDX-License-Identifier: GPL-2.0-only

chip soc/cavium/cn81xx
	device cpu_cluster 0 on end

	device domain 0 on
		chip soc/cavium/common/pci
			register "secure" = "0"
			device pci 01.0 on # PCI bridge
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 00.0 on end # MRML
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 00.1 on end # RESET
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 00.2 on end # DAP
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 00.3 on end # MDIO
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 00.4 on end # FUSE
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 01.2 on end # SGPIO
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 01.3 on end # SMI
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 01.4 on end # MMC
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 01.5 on end # KEY
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 01.6 on end # BOOT BUS
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 01.7 on end # PBUS
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 02.0 on end # XCV
				end
				device pci 04.0 on end

				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 06.0 on end # L2C-TAD
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 07.0 on end # L2C-CBC
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 07.4 on end # L2C-MCI
				end

				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 08.0 on end # UUA0
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 08.1 on end # UUA1
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 08.2 off end # UUA2
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 08.3 off end # UUA3
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 08.4 on end # VRM
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 09.0 on end # I2C0
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 09.1 on end # I2C1
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 0a.0 on end # PCC Bridge
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 0b.0 on end # IOBN
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 0c.0 on end # OCLA0
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 0c.1 on end # OCLA1
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 0d.0 on end
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 0e.0 on end # PCIe0
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 0e.1 on end # PCIe1
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 0e.2 on end # PCIe2
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 10.0 on end # bgx0
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 10.1 on end # bgx1
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 11.0 on end # rgx0
				end
				chip soc/cavium/common/pci
					register "secure" = "0"
					device pci 12.0 on end # MAC
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 1c.0 on end # GSER0
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 1c.1 on end # GSER1
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 1c.2 on end # GSER2
				end
				chip soc/cavium/common/pci
					register "secure" = "1"
					device pci 1c.3 on end # GSER3
				end
			end
			chip soc/cavium/common/pci
				register "secure" = "1"
				device pci 02.0 on end #SMMU
			end
			chip soc/cavium/common/pci
				register "secure" = "1"
				device pci 03.0 on end #GIC
			end
			chip soc/cavium/common/pci
				register "secure" = "1"
				device pci 04.0 on end #GTI
			end

			device pci 05.0 on end # NIC
			device pci 06.0 on end # GPIO
			device pci 07.0 on end # SPI
			device pci 08.0 on end # MIO
			device pci 09.0 on end # PCI bridge
			device pci 0a.0 on end # PCI bridge
			device pci 0b.0 on end # NFC
			device pci 0c.0 on end # PCI bridge
			device pci 0d.0 on end # PCM
			device pci 0e.0 on end # VRM
			device pci 0f.0 on end # PCI bridge

			device pci 10.0 on end # USB0
			device pci 11.0 on end # USB1
			device pci 16.0 on end # SATA0
			device pci 17.0 on end # SATA1
		end
	end
end