src/mainboard/dell/latitude_e7240_bdw/romstage.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

/* SPDX-License-Identifier: GPL-2.0-only */

#include <device/pci_ops.h>
#include <ec/dell/mec5055/mec5055.h>

#include <soc/pci_devs.h>
#include <soc/pei_data.h>
#include <soc/lpc.h>
#include <soc/pei_wrapper.h>
#include <soc/romstage.h>

static void mainboard_config_superio(void)
{
	/* port 0x910 and 0x911 is needed to initialize the EC */
	pci_write_config32(PCH_DEV_LPC, LPC_GEN2_DEC, 0x007c0901);
	mec5055_early_init();
	pci_write_config32(PCH_DEV_LPC, LPC_GEN2_DEC, 0x005c0921);
}
void mainboard_pre_raminit(struct romstage_params *rp)
{
	mainboard_config_superio();

	/* Fill out PEI DATA */
	mainboard_fill_pei_data(&rp->pei_data);
}

void mainboard_post_raminit(struct romstage_params *rp)
{
}