summaryrefslogtreecommitdiff
path: root/src/mainboard/embeddedplanet/ep405pc/Config.lb
blob: 5b9669b8fc003350cce6713ece39c18240e7ac08 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
##
## Config file for the Embedded Planet EP405PC Computing Engine
##

uses PCIC0_CFGADDR 
uses PCIC0_CFGDATA 
uses UART0_IO_BASE

##
## Set PCI registers
##
default PCIC0_CFGADDR=0xeec00000
default PCIC0_CFGDATA=0xeec00004

##
## Set UART base address
##
default UART0_IO_BASE=0xef600300

##
## Early board initialization, called from ppc_main()
##
initobject init.c
driver pci_bridge.c

arch ppc end
cpu ppc/ppc4xx end

##
## Include the secondary Configuration files 
##
southbridge winbond/w83c553 end

##
## Build the objects we have code for in this directory.
##

addaction linuxbios.a "$(CROSS_COMPILE)ranlib linuxbios.a"
makedefine CFLAGS += -msoft-float