summaryrefslogtreecommitdiff
path: root/src/mainboard/gigabyte/m57sli/Config.lb
blob: c84d73c7245102bf4357eb330a509dcf47b17221 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
##
## This file is part of the coreboot project.
##
## Copyright (C) 2007 AMD
## Written by Yinghai Lu <yinghailu@amd.com> for AMD.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
##

## CONFIG_XIP_ROM_SIZE must be a power of 2.
default CONFIG_XIP_ROM_SIZE = 64 * 1024
include /config/failovercalculation.lb

arch i386 end

##
## Build the objects we have code for in this directory.
##

driver mainboard.o
#needed by irq_tables and mptable and acpi_tables
object get_bus_conf.o

if CONFIG_GENERATE_MP_TABLE object mptable.o end
if CONFIG_GENERATE_PIRQ_TABLE object irq_tables.o end

	if CONFIG_USE_INIT
		makerule ./cache_as_ram_auto.o
			depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
			action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) -I$(TOP)/src -I. -c $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -o $@"
		end
	else
		makerule ./cache_as_ram_auto.inc
			depends "$(CONFIG_MAINBOARD)/cache_as_ram_auto.c option_table.h"
			action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(TOP)/src -I. -c -S $(CONFIG_MAINBOARD)/cache_as_ram_auto.c -o $@"
			action "perl -e 's/\.rodata/.rom.data/g' -pi $@"
			action "perl -e 's/\.text/.section .rom.text/g' -pi $@"
		end
	end

if CONFIG_USE_FAILOVER_IMAGE
else
    if CONFIG_AP_CODE_IN_CAR
	makerule ./apc_auto.o
		depends "$(CONFIG_MAINBOARD)/apc_auto.c option_table.h"
		action "$(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) -I$(TOP)/src -I. -c $(CONFIG_MAINBOARD)/apc_auto.c -o $@"
	end
	ldscript /arch/i386/init/ldscript_apc.lb
    end
end


##
## Build our 16 bit and 32 bit coreboot entry code
##
if CONFIG_HAVE_FAILOVER_BOOT
    if CONFIG_USE_FAILOVER_IMAGE
	mainboardinit cpu/x86/16bit/entry16.inc
	ldscript /cpu/x86/16bit/entry16.lds
    end
else
    if CONFIG_USE_FALLBACK_IMAGE
	mainboardinit cpu/x86/16bit/entry16.inc
	ldscript /cpu/x86/16bit/entry16.lds
    end
end

mainboardinit cpu/x86/32bit/entry32.inc

	if CONFIG_USE_INIT
		ldscript /cpu/x86/32bit/entry32.lds
	end

	if CONFIG_USE_INIT
		ldscript /cpu/amd/car/cache_as_ram.lds
	end

##
## Build our reset vector (This is where coreboot is entered)
##
if CONFIG_HAVE_FAILOVER_BOOT
    if CONFIG_USE_FAILOVER_IMAGE
	mainboardinit cpu/x86/16bit/reset16.inc
	ldscript /cpu/x86/16bit/reset16.lds
    else
	mainboardinit cpu/x86/32bit/reset32.inc
	ldscript /cpu/x86/32bit/reset32.lds
    end
else
    if CONFIG_USE_FALLBACK_IMAGE
	mainboardinit cpu/x86/16bit/reset16.inc
	ldscript /cpu/x86/16bit/reset16.lds
    else
	mainboardinit cpu/x86/32bit/reset32.inc
	ldscript /cpu/x86/32bit/reset32.lds
    end
end

##
## Include an id string (For safe flashing)
##
mainboardinit arch/i386/lib/id.inc
ldscript /arch/i386/lib/id.lds

##
## ROMSTRAP table for MCP55
##
if CONFIG_HAVE_FAILOVER_BOOT
    if CONFIG_USE_FAILOVER_IMAGE
	mainboardinit southbridge/nvidia/mcp55/romstrap.inc
	ldscript /southbridge/nvidia/mcp55/romstrap.lds
    end
else
    if CONFIG_USE_FALLBACK_IMAGE
	mainboardinit southbridge/nvidia/mcp55/romstrap.inc
	ldscript /southbridge/nvidia/mcp55/romstrap.lds
    end
end

	##
	## Setup Cache-As-Ram
	##
	mainboardinit cpu/amd/car/cache_as_ram.inc

###
### This is the early phase of coreboot startup
### Things are delicate and we test to see if we should
### failover to another image.
###
if CONFIG_HAVE_FAILOVER_BOOT
    if CONFIG_USE_FAILOVER_IMAGE
		ldscript /arch/i386/lib/failover_failover.lds
    end
else
    if CONFIG_USE_FALLBACK_IMAGE
		ldscript /arch/i386/lib/failover.lds
    end
end

if CONFIG_SUPERIO_ITE_IT8716F_OVERRIDE_FANCTL
	object fanctl.o
end

##
## Setup RAM
##
	if CONFIG_USE_INIT
		initobject cache_as_ram_auto.o
	else
		mainboardinit ./cache_as_ram_auto.inc
	end

##
## ACPI Support
##
if CONFIG_GENERATE_ACPI_TABLES
	object acpi_tables.o
	makerule dsdt.c
		depends "$(CONFIG_MAINBOARD)/dsdt.asl"
		action  "iasl -p dsdt -tc $(CONFIG_MAINBOARD)/dsdt.asl"
		action  "mv $(CURDIR)/dsdt.hex dsdt.c"
	end
	object ./dsdt.o
end

##
## Include the secondary Configuration files
##
config chip.h

chip northbridge/amd/amdk8/root_complex
	device apic_cluster 0 on
		chip cpu/amd/socket_AM2
			device apic 0 on end
		end
end
device pci_domain 0 on
	chip northbridge/amd/amdk8 #mc0
		device pci 18.0 on #  devices on link 0, link 0 == LDT 0
			chip southbridge/nvidia/mcp55
				device pci 0.0 on end # HT
				device pci 1.0 on # LPC
					chip superio/ite/it8716f
						# Floppy and any LDN
						device pnp 2e.0 on
							# Watchdog from CLKIN, CLKIN = 24 MHz
							irq 0x23 = 0x11
							# Serial Flash (SPI only)
							#0x24 = 0x1a
							io 0x60 = 0x3f0
							irq 0x70 = 6
							drq 0x74 = 2
						end
						device pnp 2e.1 on # Com1
							io 0x60 = 0x3f8
							irq 0x70 = 4
						end
						device pnp 2e.2 off # Com2
							io 0x60 = 0x2f8
							irq 0x70 = 3
						end
						device pnp 2e.3 on #  Parallel Port
							io 0x60 = 0x378
							irq 0x70 = 7
						end
						device pnp 2e.4 on #  EC
							io 0x60 = 0x290
							io 0x62 = 0x230
							irq 0x70 = 9
						end
						device pnp 2e.5 on #  Keyboard
							io 0x60 = 0x60
							io 0x62 = 0x64
							irq 0x70 = 1
						end
						device pnp 2e.6 on #  Mouse
							irq 0x70 = 12
						end
						device pnp 2e.7 on #  GPIO, SPI flash
						# pin 84 is not GP10
							irq 0x25 = 0x0
						# pin 21 is GP26, pin 26 is GP21, pin 27 is GP20
							irq 0x26 = 0x43
						# pin 13 is GP35
							irq 0x27 = 0x20
						# pin 70 is not GP46
							#irq 0x28 = 0x0
						# pin 6,3,128,127,126 is GP63,64,65,66,67
							irq 0x29 = 0x81
						# Enable FAN_CTL/FAN_TAC set to 5 (pin 21,23), enable FAN_CTL/FAN_TAC set to 4 (pin 20,22), pin 48 is PCIRST5#, pin91 is PCIRSTIN#, VIN7 is internal voltage divider for VCCH5V, pin 95 is ATXPG, VIN3 is internal voltage divider for VCC5V
							#irq 0x2c = 0x1f
						# Simple I/O base
							io 0x62 = 0x800
						# Serial Flash I/O (SPI only)
							io 0x64 = 0x820
						# watch dog force timeout (parallel flash only)
							#irq 0x71 = 0x1
						# No WDT interrupt
							irq 0x72 = 0x0
						# GPIO pin set 1 disable internal pullup
							irq 0xb8 = 0x0
						# GPIO pin set 5 enable internal pullup
							irq 0xbc = 0x01
						# SIO pin set 1 alternate function
							#irq 0xc0 = 0x0
						# SIO pin set 2 mixed function
							irq 0xc1 = 0x43
						# SIO pin set 3 mixed function
							irq 0xc2 = 0x20
						# SIO pin set 4 alternate function
							#irq 0xc3 = 0x0
						# SIO pin set 1 input mode
							#irq 0xc8 = 0x0
						# SIO pin set 2 input mode
							irq 0xc9 = 0x0
						# SIO pin set 4 input mode
							#irq 0xcb = 0x0
						# Generate SMI# on EC IRQ
							#irq 0xf0 = 0x10
						# SMI# level trigger
							#irq 0xf1 = 0x40
						# HWMON alert beep pin location
							irq 0xf6 = 0x28
						end
						device pnp 2e.8 off #  MIDI
							io 0x60 = 0x300
							irq 0x70 = 10
						end
						device pnp 2e.9 off #  GAME
							io 0x60 = 0x220
						end
						device pnp 2e.a off end #  CIR
					end
				end
				device pci 1.1 on # SM 0
					chip drivers/generic/generic #dimm 0-0-0
						device i2c 50 on end
					end
					chip drivers/generic/generic #dimm 0-0-1
						device i2c 51 on end
					end
					chip drivers/generic/generic #dimm 0-1-0
						device i2c 52 on end
					end
					chip drivers/generic/generic #dimm 0-1-1
						device i2c 53 on end
					end
					chip drivers/generic/generic #dimm 1-0-0
						device i2c 54 on end
					end
					chip drivers/generic/generic #dimm 1-0-1
						device i2c 55 on end
					end
					chip drivers/generic/generic #dimm 1-1-0
						device i2c 56 on end
					end
					chip drivers/generic/generic #dimm 1-1-1
						device i2c 57 on end
					end
				end # SM
#WTF?!? We already have device pci 1.1 in the section above
				device pci 1.1 on # SM 1
					chip drivers/generic/generic #MAC EEPROM
						device i2c 51 on end
					end
				end # SM
				device pci 2.0 on end # USB 1.1
				device pci 2.1 on end # USB 2
				device pci 4.0 on end # IDE
				device pci 5.0 on end # SATA 0
				device pci 5.1 on end # SATA 1
				device pci 5.2 on end # SATA 2
				device pci 6.0 on end # PCI
				device pci 6.1 on end # AZA
				device pci 8.0 on end # NIC
				device pci 9.0 off end # NIC
				device pci a.0 on end # PCI E 5
				device pci b.0 on end # PCI E 4
				device pci c.0 on end # PCI E 3
				device pci d.0 on end # PCI E 2
				device pci e.0 on end # PCI E 1
				device pci f.0 on end # PCI E 0
					register "ide0_enable" = "1"
					register "sata0_enable" = "1"
					register "sata1_enable" = "1"
					register "mac_eeprom_smbus" = "3" # 1: smbus under 2e.8, 2: SM0 3: SM1
					register "mac_eeprom_addr" = "0x51"
				end
			end #device pci 18.0
			device pci 18.0 on end # Link 1
			device pci 18.0 on end
			device pci 18.1 on end
			device pci 18.2 on end
			device pci 18.3 on end
		end # mc0
	end # PCI domain

#	chip drivers/generic/debug
#		device pnp 0.0 off end # chip name
#		device pnp 0.1 on end # pci_regs_all
#		device pnp 0.2 on end # mem
#		device pnp 0.3 off end # cpuid
#		device pnp 0.4 on end # smbus_regs_all
#		device pnp 0.5 off end # dual core msr
#		device pnp 0.6 off end # cache size
#		device pnp 0.7 off end # tsc
#		device pnp 0.8 off  end # io
#		device pnp 0.9 off end # io
#	end
end #root_complex