summaryrefslogtreecommitdiff
path: root/src/mainboard/google/auron/variants/lulu/devicetree.cb
blob: 9f086a63926fe8480f21f97c87939f713f290655 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
chip soc/intel/broadwell

	# Enable eDP Hotplug with 6ms pulse
	register "gpu_dp_d_hotplug" = "0x06"

	# Disable DisplayPort C Hotplug
	register "gpu_dp_c_hotplug" = "0x00"

	# Enable HDMI Hotplug with 6ms pulse
	register "gpu_dp_b_hotplug" = "0x06"

	# Set backlight PWM values for eDP
	register "gpu_cpu_backlight" = "0x00000200"
	register "gpu_pch_backlight" = "0x04000000"

	# Enable Panel and configure power delays
	register "gpu_panel_port_select" = "1"			# eDP
	register "gpu_panel_power_cycle_delay" = "5"		# 400ms
	register "gpu_panel_power_up_delay" = "400"		# 40ms
	register "gpu_panel_power_down_delay" = "150"		# 15ms
	register "gpu_panel_power_backlight_on_delay" = "70"	# 7ms
	register "gpu_panel_power_backlight_off_delay" = "2100"	# 210ms

	register "pirqa_routing" = "0x8b"
	register "pirqb_routing" = "0x8a"
	register "pirqc_routing" = "0x8b"
	register "pirqd_routing" = "0x8b"
	register "pirqe_routing" = "0x80"
	register "pirqf_routing" = "0x80"
	register "pirqg_routing" = "0x80"
	register "pirqh_routing" = "0x80"

	# EC range is 0x800-0x9ff
	register "gen1_dec" = "0x00fc0801"
	register "gen2_dec" = "0x00fc0901"

	# EC_SMI is GPIO34
	register "alt_gp_smi_en" = "0x0004"
	register "gpe0_en_1" = "0x00000000"
	# EC_SCI is GPIO36
	register "gpe0_en_2" = "0x00000010"
	register "gpe0_en_3" = "0x00000000"
	register "gpe0_en_4" = "0x00000000"

	register "sata_port_map" = "0x1"
	register "sata_devslp_disable" = "1"

	register "sio_acpi_mode" = "1"

	# DTLE DATA / EDGE values
	register "sata_port0_gen3_dtle" = "0x5"
	register "sata_port1_gen3_dtle" = "0x5"

	# Force enable ASPM for PCIe Port1
	register "pcie_port_force_aspm" = "0x01"

	# Disable PCIe CLKOUT 2-5 and CLKOUT_XDP
	register "icc_clock_disable" = "0x013c0000"

	register "s0ix_enable" = "1"

	device cpu_cluster 0 on
		device lapic 0 on end
	end

	device domain 0 on
		device pci 00.0 on end # host bridge
		device pci 02.0 on end # vga controller
		device pci 03.0 on end # mini-hd audio
		device pci 13.0 off end # Smart Sound Audio DSP
		device pci 14.0 on end # USB3 XHCI
		device pci 15.0 on end # Serial I/O DMA
		device pci 15.1 on end # I2C0
		device pci 15.2 on end # I2C1
		device pci 15.3 off end # GSPI0
		device pci 15.4 off end # GSPI1
		device pci 15.5 off end # UART0
		device pci 15.6 off end # UART1
		device pci 16.0 on end # Management Engine Interface 1
		device pci 16.1 off end # Management Engine Interface 2
		device pci 16.2 off end # Management Engine IDE-R
		device pci 16.3 off end # Management Engine KT
		device pci 17.0 off end # SDIO
		device pci 19.0 off end # GbE
		device pci 1b.0 on end # High Definition Audio
		device pci 1c.0 on end # PCIe Port #1
		device pci 1c.1 off end # PCIe Port #2
		device pci 1c.2 off end # PCIe Port #3
		device pci 1c.3 off end # PCIe Port #4
		device pci 1c.4 off end # PCIe Port #5
		device pci 1c.5 off end # PCIe Port #6
		device pci 1d.0 on end # USB2 EHCI
		device pci 1e.0 off end # PCI bridge
		device pci 1f.0 on
			chip drivers/pc80/tpm
				# Rising edge interrupt
				register "irq_polarity" = "2"
				device pnp 0c31.0 on
					irq 0x70 = 10
				end
			end
			chip ec/google/chromeec
				device pnp 0c09.0 on end
			end
		end # LPC bridge
		device pci 1f.2 on end # SATA Controller
		device pci 1f.3 off end # SMBus
		device pci 1f.6 on end # Thermal
	end
end