summaryrefslogtreecommitdiff
path: root/src/mainboard/google/oak/sdram_inf/sdram-lpddr3-H9CCNNNBLTBLAR-4GB.inc
blob: 099a07c1dc35b9f37f30d5bfb7e03ff30e65a6f9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
{ /* 2GB (8Gb + 8Gb) for single rank dram setting */
	{
		.impedance_drvp = 0x9,
		.impedance_drvn = 0xa,
		.datlat_ucfirst = 19,

		.ca_train = {
			[CHANNEL_A] = { 7, 7, 5, 6, 2, 1, 0, 1, 0, 2},
			[CHANNEL_B] = { 1, 2, 2, 0, 2, 3, 3, 3, 3, 3}
		},

		.ca_train_center = {
			[CHANNEL_A] = 2,
			[CHANNEL_B] = 0
		},

		.wr_level = {
			[CHANNEL_A] = { 5, 6, 5, 6},
			[CHANNEL_B] = { 6, 6, 6, 4}
		},

		.gating_win = {
			[CHANNEL_A] = {
					{ 28, 64},
					{ 28, 64}
			},
			[CHANNEL_B] = {
					{ 28, 64},
					{ 28, 64}
			}
		},

		.rx_dqs_dly = {
			[CHANNEL_A] = 0x110e0b0b,
			[CHANNEL_B] = 0x0D100d0d
		},

		.rx_dq_dly = {
			[CHANNEL_A] = {
						0x01040302,
						0x04010300,
						0x02040300,
						0x04030302,
						0x04070400,
						0x07070707,
						0x05070808,
						0x00010404
			},
			[CHANNEL_B] = {
						0x05060604,
						0x04010400,
						0x05070300,
						0x05030504,
						0x07090500,
						0x08090707,
						0x080a0a0a,
						0x02000604
			}
		},
	},
	{
		.actim     = 0xaafd478c,
		.actim1    = 0x91001f59,
		.actim05t  = 0x000025e1,
		.conf1     = 0x00048403,
		.conf2     = 0x030000a9,
		.ddr2ctl   = 0x000063b1,
		.gddr3ctl1 = 0x11000000,
		.misctl0   = 0x21000000,
		.pd_ctrl   = 0xd1976442,
		.rkcfg     = 0x002156c1,
		.test2_3   = 0xbfc70401,
		.test2_4   = 0x2801110d
	},
	{
		.cona     = 0x50a350a7,
		.conb     = 0x17283544,
		.conc     = 0x0a1a0b1a,
		.cond     = 0x00000000,
		.cone     = 0xffff0848,
		.conf     = 0x08420000,
		.cong     = 0x2b2b2a38,
		.conh     = 0x00000000,
		.conm_1   = 0x40000500,
		.conm_2   = 0x400005ff,
		.mdct_1   = 0x80030303,
		.mdct_2   = 0x34220c3f,
		.test0    = 0xcccccccc,
		.test1    = 0xcccccccc,
		.testb    = 0x00060124,
		.testc    = 0x38470000,
		.testd    = 0x00000000,
		.arba     = 0x7f077a49,
		.arbc     = 0xa0a070dd,
		.arbd     = 0x07007046,
		.arbe     = 0x40407046,
		.arbf     = 0xa0a070c6,
		.arbg     = 0xffff7047,
		.arbi     = 0x20406188,
		.arbj     = 0x9719595e,
		.arbk     = 0x64f3fc79,
		.slct_1   = 0x00010800,
		.slct_2   = 0xff03ff00,
		.bmen     = 0x00ff0001
	},
	{
		.mrs_1  = 0x00830001,
		.mrs_2  = 0x001c0002,
		.mrs_3  = 0x00010003,
		.mrs_10 = 0x00ff000a,
		.mrs_11 = 0x0000000b,
		.mrs_63 = 0x0000003f
	},
	.type = TYPE_LPDDR3,
	.dram_freq = 896 * MHz,
},