blob: ab049a87c1a2bb2f73857ab1f22fe4f6bae89c4d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include <acpi/acpi.h>
#include <boardid.h>
#include <sar.h>
#include <baseboard/variants.h>
#include <delay.h>
#include <gpio.h>
#include <ec/google/chromeec/ec.h>
#include <soc/intel/apollolake/chip.h>
enum {
SKU_1_LTE = 1, /* Wifi + LTE */
SKU_2_WIFI = 2, /* Wifi */
SKU_3_LTE_2CAM = 3, /* Wifi + LTE + dual camera */
SKU_4_WIFI_2CAM = 4, /* Wifi + dual camera */
};
struct gpio_with_delay {
gpio_t gpio;
unsigned int delay_msecs;
};
static void power_off_lte_module(u8 slp_typ)
{
const struct gpio_with_delay lte_power_off_gpios[] = {
{
GPIO_161, /* AVS_I2S1_MCLK -- PLT_RST_LTE_L */
30,
},
{
GPIO_117, /* PCIE_WAKE1_B -- FULL_CARD_POWER_OFF */
100
},
{
GPIO_67, /* UART2-CTS_B -- EN_PP3300_DX_LTE_SOC */
0
}
};
for (int i = 0; i < ARRAY_SIZE(lte_power_off_gpios); i++) {
gpio_output(lte_power_off_gpios[i].gpio, 0);
mdelay(lte_power_off_gpios[i].delay_msecs);
}
}
void variant_smi_sleep(u8 slp_typ)
{
/* Currently use cases here all target to S5 therefore we do early return
* here for saving one transaction to the EC for getting SKU ID. */
if (slp_typ != ACPI_S5)
return;
switch (google_chromeec_get_board_sku()) {
case SKU_1_LTE:
case SKU_3_LTE_2CAM:
power_off_lte_module(slp_typ);
return;
default:
return;
}
}
void variant_update_devtree(struct device *dev)
{
struct soc_intel_apollolake_config *cfg = NULL;
cfg = (struct soc_intel_apollolake_config *)dev->chip_info;
if (cfg != NULL && cfg->disable_xhci_lfps_pm) {
switch (google_chromeec_get_board_sku()) {
case SKU_1_LTE:
case SKU_3_LTE_2CAM:
cfg->disable_xhci_lfps_pm = 1;
return;
default:
return;
}
}
}
|
