blob: 655528a01f39cda52d1037e18ff82c5e8ab6541b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
#
# This file is part of the coreboot project.
#
# Copyright (C) 2014 Imagination Technologies
#
# This program is free software; you can redistribute it and/or
# modify it under the terms of the GNU General Public License as
# published by the Free Software Foundation; version 2 of
# the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
# MA 02110-1301 USA
#
if BOARD_GOOGLE_URARA
config BOARD_SPECIFIC_OPTIONS
def_bool y
select BOARD_ROMSIZE_KB_512
select BOOTBLOCK_CONSOLE
select MAINBOARD_HAS_CHROMEOS
select SPI_FLASH_WINBOND
select CPU_IMGTEC_PISTACHIO
select COMMON_CBFS_SPI_WRAPPER
select SPI_FLASH
config MAINBOARD_DIR
string
default "google/urara"
config MAINBOARD_PART_NUMBER
string
default "ImgTec Pistachio Virtual Platform"
config BOOTBLOCK_MAINBOARD_INIT
string
default "mainboard/google/urara/bootblock.c"
config DRAM_SIZE_MB
int
default 256
config TTYS0_LCS
int
default 3
config CONSOLE_SERIAL_UART_ADDRESS
hex
depends on DRIVERS_UART
default 0xB8101500
config BOOT_MEDIA_SPI_BUS
int
default 1
endif
|
