1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
|
/*
* This file is part of the coreboot project.
*
* Copyright 2014 Rockchip Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <console/console.h>
#include <device/device.h>
#include <arch/cache.h>
#include <delay.h>
#include <edid.h>
#include <vbe.h>
#include <boot/coreboot_tables.h>
#include <device/i2c.h>
#include <soc/rockchip/rk3288/gpio.h>
#include <soc/rockchip/rk3288/soc.h>
#include <soc/rockchip/rk3288/pmu.h>
#include <soc/rockchip/rk3288/clock.h>
#include <soc/rockchip/rk3288/spi.h>
#include "pmic.h"
#define DRAM_START (CONFIG_SYS_SDRAM_BASE >> 20)
#define DRAM_SIZE CONFIG_DRAM_SIZE_MB
#define DRAM_END (DRAM_START + DRAM_SIZE)
static void setup_gpio(void)
{
/*SOC and TPM reset GPIO, active high.*/
gpio_output((gpio_t){.port = 0, .bank = GPIO_B, .idx = 2}, 0);
/* Configure GPIO for lcd_bl_en */
gpio_output((gpio_t){.port = 7, .bank = GPIO_A, .idx = 2}, 1);
/*Configure backlight PWM 100% brightness*/
gpio_output((gpio_t){.port = 7, .bank = GPIO_A, .idx = 0}, 0);
/* Configure GPIO for lcd_en */
gpio_output((gpio_t){.port = 7, .bank = GPIO_B, .idx = 7}, 1);
}
static void setup_iomux(void)
{
/*i2c0 for pmic*/
setbits_le32(&rk3288_pmu->iomux_i2c0scl, IOMUX_I2C0SCL);
setbits_le32(&rk3288_pmu->iomux_i2c0sda, IOMUX_I2C0SDA);
/*i2c1 for tpm*/
writel(IOMUX_I2C1, &rk3288_grf->iomux_i2c1);
/*i2c2 for codec*/
writel(IOMUX_I2C2, &rk3288_grf->iomux_i2c2);
writel(IOMUX_SPI0, &rk3288_grf->iomux_spi0);
writel(IOMUX_I2S, &rk3288_grf->iomux_i2s);
writel(IOMUX_I2SCLK, &rk3288_grf->iomux_i2sclk);
writel(IOMUX_LCDC, &rk3288_grf->iomux_lcdc);
writel(IOMUX_SDMMC0, &rk3288_grf->iomux_sdmmc0);
writel(IOMUX_EMMCDATA, &rk3288_grf->iomux_emmcdata);
writel(IOMUX_EMMCPWREN, &rk3288_grf->iomux_emmcpwren);
writel(IOMUX_EMMCCMD, &rk3288_grf->iomux_emmccmd);
}
static void setup_usb_poweron(void)
{
/* Configure GPIO for usb1_pwr_en */
gpio_output((gpio_t){.port = 0, .bank = GPIO_B, .idx = 3}, 1);
/* Configure GPIO for usb2_pwr_en */
gpio_output((gpio_t){.port = 0, .bank = GPIO_B, .idx = 4}, 1);
/* Configure GPIO for 5v_drv */
gpio_output((gpio_t){.port = 7, .bank = GPIO_B, .idx = 3}, 1);
}
static void configure_sdmmc(void)
{
/* Configure GPIO for sd_en */
gpio_output((gpio_t){.port = 7, .bank = GPIO_C, .idx = 5}, 1);
/* Configure GPIO for sd_detec */
gpio_input_pullup((gpio_t){.port = 7, .bank = GPIO_A, .idx = 5});
/*use sdmmc0 io, disable JTAG function*/
writel(RK_CLRBITS(1 << 12), &rk3288_grf->soc_con0);
}
static void configure_emmc(void)
{
/* Configure GPIO for emmc_pwrctrl */
gpio_output((gpio_t){.port = 7, .bank = GPIO_B, .idx = 4}, 1);
}
static void configure_i2s(void)
{
/*AUDIO IO domain 1.8V voltage selection*/
writel(RK_SETBITS(1 << 6), &rk3288_grf->io_vsel);
rkclk_configure_i2s(12288000);
}
static void mainboard_init(device_t dev)
{
setup_iomux();
pmic_init(0);
setup_gpio();
setup_usb_poweron();
configure_sdmmc();
configure_emmc();
configure_i2s();
rockchip_spi_init(CONFIG_EC_GOOGLE_CHROMEEC_SPI_BUS);
}
static void mainboard_enable(device_t dev)
{
dev->ops->init = &mainboard_init;
}
struct chip_operations mainboard_ops = {
.enable_dev = mainboard_enable,
};
void lb_board(struct lb_header *header)
{
struct lb_range *dma;
dma = (struct lb_range *)lb_new_record(header);
dma->tag = LB_TAB_DMA;
dma->size = sizeof(*dma);
dma->range_start = CONFIG_DRAM_DMA_START;
dma->range_size = CONFIG_DRAM_DMA_SIZE;
}
|
